

Dual J-K Flip-Flop with Clear

The TC74HC73A is a high speed CMOS DUAL J-K FLIP-FLOP fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


Depending on the logic levels applied to J and K input, this device changes state on the negative going transition of the clock input pulse (\overline{CK}).

The clear function is accomplished independently of the clock condition when the clear input (\overline{CLR}) is taken low,



All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features

- High Speed: $f_{MAX} = 55\text{MHz}(\text{Typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 2\mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\%V_{CC}(\text{Min.})$
- Output Drive Capability: 10 LSTTL Loads
- Symmetrical Output Impedance: $|I_{OHL}| = |I_{OL}| = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays: $t_{pLH} = t_{pHL}$
- Wide Operating Voltage Range: $V_{CC(\text{opr})} = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS73



IEC Logic Symbol



Pin Assignment

Truth Table

| CLR | Inputs | | | Outputs | | Function |
|-----|--------|---|----|-----------------|-----------------|-----------|
| | J | K | CK | Q | \overline{Q} | |
| L | X | X | X | L | H | Clear |
| H | L | L | | Qn | \overline{Qn} | No Change |
| H | L | H | | L | H | - |
| H | H | L | | H | L | - |
| H | H | H | | \overline{Qn} | Qn | Toggle |
| H | X | X | | Qn | \overline{Qn} | No Change |

X: Don't Care

Absolute Maximum Ratings

| Parameter | Symbol | Value | Unit |
|------------------------------------|------------------|------------------------------|------|
| Supply Voltage Range | V _{CC} | -0.5 ~ 7 | V |
| DC Input Voltage | V _{IN} | -0.5 ~ V _{CC} + 0.5 | V |
| DC Output Voltage | V _{OUT} | -0.5 ~ V _{CC} + 0.5 | V |
| Input Diode Current | I _{IK} | ±20 | mA |
| Output Diode Current | I _{OK} | ±20 | mA |
| DC Output Current | I _{OUT} | ±25 | mA |
| DC V _{CC} /Ground Current | I _{CC} | ±50 | mA |
| Power Dissipation | P _D | 500(DIP)*/180(MFP) | mW |
| Storage Temperature | T _{stg} | -65 ~ 150 | °C |
| Lead Temperature 10sec | T _L | 300 | °C |

*500mW in the range of Ta = -40°C ~ 65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

Recommended Operating Conditions

| Parameter | Symbol | Value | Unit |
|--------------------------|---------------------------------|--|------|
| Supply Voltage | V _{CC} | 2 ~ 6 | V |
| Input Voltage | V _{IN} | 0 ~ V _{CC} | V |
| Output Voltage | V _{OUT} | 0 ~ V _{CC} | V |
| Operating Temperature | T _{opr} | -40 ~ 85 | °C |
| Input Rise and Fall Time | t _r , t _f | 0 ~ 1000(V _{CC} = 2.0V) 0 ~ 500(V _{CC} = 4.5V) 0 ~ 400(V _{CC} = 6.0V) | ns |

DC Electrical Characteristics

| Parameter | Symbol | Test Condition | V _{CC} | Ta = 25°C | | | Ta = -40 ~ 85°C | | Unit |
|---------------------------|-----------------|--|--------------------------|-----------|------|------|-----------------|------|------|
| | | | | Min. | Typ. | Max. | Min. | Max. | |
| High-Level Input Voltage | V _{IH} | - | 2.0 | 1.5 | — | — | 1.5 | — | V |
| | | | 4.5 | 3.15 | — | — | 3.15 | — | |
| | | | 6.0 | 4.2 | — | — | 4.2 | — | |
| Low-Level Input Voltage | V _{IL} | - | 2.0 | — | — | 0.5 | — | 0.5 | V |
| | | | 4.5 | — | — | 1.35 | — | 1.35 | |
| | | | 6.0 | — | — | 1.8 | — | 1.8 | |
| High-Level Output Voltage | V _{OH} | V _{IN} = V _{IH} or V _{IL} | I _{OH} = -20µA | 2.0 | 1.9 | 2.0 | — | 1.9 | V |
| | | | I _{OH} = -4 mA | 4.5 | 4.4 | 4.5 | — | 4.4 | |
| | | | I _{OH} = -5.2mA | 6.0 | 5.9 | 6.0 | — | 5.9 | |
| | | | | 4.5 | 4.18 | 4.31 | — | 4.13 | |
| Low-Level Output Voltage | V _{OL} | V _{IN} = V _{IH} or V _{IL} | I _{OL} = 20µA | 6.0 | 5.68 | 5.80 | — | 5.63 | V |
| | | | I _{OL} = 4 mA | 4.5 | — | 0.17 | 0.26 | — | |
| | | | I _{OL} = 5.2mA | 6.0 | — | 0.18 | 0.26 | — | |
| | | | | 4.5 | — | 0.0 | 0.1 | — | |
| Input Leakage Current | I _{IN} | V _{IN} = V _{CC} or GND | 6.0 | -- | — | ±0.1 | — | ±1.0 | µA |
| Quiescent Supply Current | I _{CC} | V _{IN} = V _{CC} or GND | 6.0 | — | — | 2.0 | — | 20.0 | |

Timing Requirements (Input $t_i = t_o = 6\text{ns}$)

| Parameter | Symbol | Test Condition | Ta = 25°C | | | Ta = -40 ~ 85°C | Unit |
|--------------------------------|--------------------------|----------------|-----------------|------|-------|-----------------|------|
| | | | V _{CC} | Typ. | Limit | | |
| Minimum Pulse Width (CLOCK) | $t_{W(L)}$ $t_{W(H)}$ | – | 2.0 | – | 75 | 95 | ns |
| | | | 4.5 | – | 15 | 19 | |
| | | | 6.0 | – | 13 | 16 | |
| Minimum Pulse Width (CLR) | $t_{W(L)}$ | – | 2.0 | – | 75 | 95 | |
| | | | 4.5 | – | 15 | 19 | |
| | | | 6.0 | – | 13 | 16 | |
| Minimum Set-up Time | t_s | – | 2.0 | – | 75 | 95 | |
| | | | 4.5 | – | 15 | 19 | |
| | | | 6.0 | – | 13 | 16 | |
| Minimum Hold Time | t_h | – | 2.0 | – | 0 | 0 | |
| | | | 4.5 | – | 0 | 0 | |
| | | | 6.0 | – | 0 | 0 | |
| Minimum Removal Time (CLR) | t_{rem} | – | 2.0 | – | 75 | 95 | |
| | | | 4.5 | – | 15 | 19 | |
| | | | 6.0 | – | 13 | 16 | |
| Clock Frequency | f | – | 2.0 | – | 6 | 5 | MHz |
| | | | 4.5 | – | 30 | 24 | |
| | | | 6.0 | – | 35 | 28 | |

AC Electrical Characteristics ($C_L = 15\text{pF}$, $V_{CC} = 5\text{V}$, $Ta = 25^\circ\text{C}$)

| Parameter | Symbol | Test Condition | Min. | Typ. | Max. | Unit | |
|---|------------------------|----------------|------|------|------|------|--|
| Output Transition Time | t_{TLH} t_{THL} | – | – | 6 | 12 | ns | |
| | | | | | | | |
| Propagation Delay Time (CLOCK-Q, \bar{Q}) | t_{PLH} t_{PHL} | – | – | 11 | 21 | | |
| | | | | | | | |
| Propagation Delay Time (CLR-Q, \bar{Q}) | t_{PLH} t_{PHL} | – | – | 15 | 25 | | |
| | | | | | | | |
| Maximum Clock Frequency | f_{MAX} | – | 35 | 75 | – | MHz | |


AC Electrical Characteristics ($C_L = 50\text{pF}$, Input $t_i = t_o = 6\text{ns}$)

| Parameter | Symbol | Test Condition | V _{CC} | Ta = 25°C | | | Ta = -40 ~ 85°C | Unit |
|---|------------------------|----------------|-----------------|-----------|------|------|-----------------|------|
| | | | | Min. | Typ. | Max. | | |
| Output Transition Time | t_{TLH} t_{THL} | – | 2.0 | – | 30 | 75 | – | ns |
| | | | 4.5 | – | 8 | 15 | – | |
| | | | 6.0 | – | 7 | 13 | – | |
| Propagation Delay Time (CLOCK-Q, \bar{Q}) | t_{PLH} t_{PHL} | – | 2.0 | – | 42 | 125 | – | |
| | | | 4.5 | – | 14 | 25 | – | |
| | | | 6.0 | – | 12 | 21 | – | |
| Propagation Delay Time (CLOCK-Q, \bar{Q}) | t_{PLH} t_{PHL} | – | 2.0 | – | 54 | 145 | – | |
| | | | 4.5 | – | 18 | 29 | – | |
| | | | 6.0 | – | 15 | 25 | – | |
| Maximum Clock Frequency | f_{MAX} | – | 2.0 | 6 | 15 | – | 5 | MHz |
| | | | 4.5 | 30 | 60 | – | 24 | |
| | | | 6.0 | 35 | 80 | – | 28 | |
| Input Capacitance | C_{IN} | – | – | 5 | 10 | – | 10 | pF |
| Power Dissipation Capacitance | $C_{PD(1)}$ | – | – | 35 | – | – | – | |

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2(\text{per F/F})$$



Logic Diagram