


54ACT11241, 74ACT11241  
OCTAL BUFFERS/LINE DRIVERS  
WITH 3-STATE OUTPUTS  
SCAS011B - D2957, JULY 1987 - REVISED APRIL 1993

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Plastic Shrink Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

54ACT11241 . . . JT PACKAGE  
74ACT11241 . . . DB, DW OR NT PACKAGE  
(TOP VIEW)




### description

These octal buffers or line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the ACT11240 and ACT11244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical  $\bar{G}$  (active-low output control) inputs, and complementary G and  $\bar{G}$  inputs. These devices feature high fan-out.

The 54ACT11241 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74ACT11241 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

54ACT11241 . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE

OUTPUT CONTROL $1\bar{G}$	DATA INPUT 1A	OUTPUT 1Y	OUTPUT CONTROL 2G	DATA INPUT 2A	OUTPUT 2Y
H	X	Z	L	X	Z
L	L	L	H	L	L
L	H	H	H	H	H

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 1993, Texas Instruments Incorporated



**54ACT11241, 74ACT11241  
OCTAL BUFFERS/LINE DRIVERS  
WITH 3-STATE OUTPUTS**

SCAS011B - D2957, JULY 1987 - REVISED APRIL 1993


logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984  
and IEC Publication 617-12.

Pin numbers shown are for the DW, JT, and NT packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

54ACT11241, 74ACT11241  
 OCTAL BUFFERS/LINE DRIVERS  
 WITH 3-STATE OUTPUTS  
 SCAS011B - D2957, JULY 1987 - REVISED APRIL 1993

**recommended operating conditions**

		54ACT11241		74ACT11241		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-24	mA
I <sub>OL</sub>	Low-level output current		24		24	mA
Δt/Δv	Input transition rise or fall rate	0	10	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11241		74ACT11241		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4		V
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
	I <sub>OH</sub> = -50 mA†	5.5 V				3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1		0.1		0.1		V
		5.5 V		0.1		0.1		0.1		
	I <sub>OL</sub> = 24 mA	4.5 V		0.36		0.5		0.44		
		5.5 V		0.36		0.5		0.44		
	I <sub>OL</sub> = 50 mA†	5.5 V				1.65				
	I <sub>OL</sub> = 75 mA†	5.5 V						1.65		
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.5		± 10		± 5		μA
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.1		± 1		± 1		μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8		160		80		μA
ΔI <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.9		1		1		mA
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4						pF
C <sub>O</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		10						pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**54ACT11241, 74ACT11241**  
**OCTAL BUFFERS/LINE DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCAS011B - D2857, JULY 1987 - REVISED APRIL 1993


switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11241		74ACT11241		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	Y	1.5	6.6	9	1.5	10.7	1.5	10	ns
$t_{PHL}$			1.5	6.3	8.5	1.5	9.5	1.5	9.1	
$t_{PZH}$	G or $\bar{G}$	Y	1.5	7.5	11.3	1.5	13	1.5	12.3	ns
$t_{PZL}$			1.5	7.4	10.5	1.5	11.9	1.5	11.3	
$t_{PHZ}$	G or $\bar{G}$	Y	1.5	7.6	10.6	1.5	11.4	1.5	11	ns
$t_{PLZ}$			1.5	8.2	11.2	1.5	12	1.5	11.7	

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS		TYP	UNIT
	Outputs enabled	Outputs disabled		
$C_{pd}$ Power dissipation capacitance per buffer		$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	27	pF
			9	

### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ ,  $t_r = 3 \text{ ns}$ .

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

■ 8961723 0094498 768 ■

TEXAS  
INSTRUMENTS  
POST OFFICE BOX 555303 • DALLAS, TEXAS 75265