SCDS017I - MAY 1995 - REVISED MAY 1998

- **Functionally Equivalent to QS3257**
- 5- Ω Switch Connection Between Two Ports
- **TTL-Compatible Input Levels**
- **Package Options Include Plastic** Small-Outline (D), Shrink Small-Outline (DB, DBQ), and Thin Shrink Small-Outline (PW) Packages


description

The SN74CBT3257 is a 4-bit 1-of-2 high-speed TTL-compatible FET multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

Output-enable (\overline{OE}) and select-control (S) inputs select the appropriate B1 and B2 outputs for the A-input data.

The SN74CBT3257 is characterized for operation from -40°C to 85°C.


D, DB, DBQ, OR PW PACKAGE (TOP VIEW)



FUNCTION TABLE

INPUTS		FUNCTION				
OE	S	FUNCTION				
L	L	A port = B1 port				
L	Н	A port = B2 port				
Н	Χ	Disconnect				

logic diagram (positive logic)





SCDS017I - MAY 1995 - REVISED MAY 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		. -0.5 V to 7 V
Input voltage range, V _I (see Note 1)		. -0.5 V to 7 V
Continuous channel current		128 mA
Input clamp current, $I_K (V_{I/O} < 0)$		–50 mA
Package thermal impedance, θ _{JA} (see Note 2)): D package	113°C/W
	DB package	131°C/W
	DBQ package	139°C/W
	PW package	149°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
V _{IL}	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TER TEST CONDITIONS MIN TYPE		TYP‡	MAX	UNIT		
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.2	V
lį		$V_{CC} = 5.5 \text{ V},$	$V_I = 5.5 \text{ V or GND}$				±1	μΑ
Icc		$V_{CC} = 5.5 \text{ V},$	I _O = 0,	$V_I = V_{CC}$ or GND			3	μΑ
∆lcc§	Control inputs	$V_{CC} = 5.5 \text{ V},$	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
Ci	Control inputs	V _I = 3 V or 0				3.5		pF
C _{io(OFF)}	A port	$V_0 = 3 \text{ V or } 0,$	0 ν			6.5		pF
	B port	VO = 3 V 01 0,	ŌĒ = VCC			4		рг
		$V_{CC} = 4 \text{ V},$ TYP at $V_{CC} = 4 \text{ V}$	V _I = 2.4 V,	I _I = 15 mA		14	20	
r _{on} ¶		$V_{CC} = 4.5 \text{ V}$ $V_{I} = 0$ $V_{I} = 2.4 \text{ V},$	V: -0	I _I = 64 mA		5	7	Ω
			I _I = 30 mA		5	7		
			V _I = 2.4 V,	I _I = 15 mA		10	15	

[‡] All typical values are at $V_{CC} = 5 \text{ V}$ (unless otherwise noted), $T_A = 25^{\circ}\text{C}$.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

SCDS017I - MAY 1995 - REVISED MAY 1998

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4 V	V _{CC} = 5 V ± 0.5 V		UNIT
	(INFOT)		MIN MAX	MIN	MAX	
t _{pd} †	A or B	B or A	0.35		0.25	ns
t _{pd}	S	Α	5.5	1.6	5	ns
^t en	S	В	5.7	1.6	5.2	ns
	ŌĒ	A or B	5.6	1.8	5.1	
^t dis	S	В	5.2	1	5	ns
	ŌĒ	A or B	5.5	2.2	5.5	115

[†] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

PARAMETER MEASUREMENT INFORMATION **TEST** O Open 500 Ω From Output Open tpd **Under Test** O GND 7 V tPLZ/tPZL tPHZ/tPZH Open C_L = 50 pF 500 Ω (see Note A) - 3 V Output Control 15 V (low-level **LOAD CIRCUIT** enabling) tpLZ **tPZL** Output 3.5 V Waveform 1 1.5 V S1 at 7 V Input 1 5 V V_{OL} + 0.3 V (see Note B) ^tPZH ^tPHZ Output Waveform 2 V_{OH} - 0.3 V Output S1 at Open 0 V (see Note B) VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.

ENABLE AND DISABLE TIMES

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.

PROPAGATION DELAY TIMES

- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

