
								F	REVISI	ONS										
LTR	DESCRIPTION							DA	ATE (Y	R-MO-I	DA)		APPR	ROVED						
А	Chan	iges in	accord	lance w	ith NOI	R 5962	-R331-	·97.						97-1	0-22		Mon	ica L. P	oelking	1
В	Chan	iges in	accord	lance w	ith NOI	R 5962	-R167-	98.						98-0	9-02				oelking	
С	Upda	ite boile	erplate	to MIL- ut tmh	PRF-3				pendix	A. Ed	itorial				7-03				oelking	
REV																				
SHEET																				
REV	С	С	С	С	С	С	С	С	С											
SHEET REV STATUS	15	16	17	18	19	20	21 C	22 C	23 C	С	С	С	С	С	С	С	С	С	С	С
OF SHEETS				REV			1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					PARED	BY										10	L ''	12	10	'-
					h V. No															
STA1	NDAF	חפ		CHE	CKEDI	DV.						DEF		SUPPL LUMB			COLUI 3216	MBUS		
MICRO		CUIT			h V. No															
			ļ	APP	ROVE	O BY														
TI 110 DD 414114	IC IS A					ممالينمه				MICROCIRCUIT, DIGITAL, RADIATION HARDENED ADVANCED CMOS, NONINVERTING										
THIS DRAWIN FOR US DEPAR		ALL	BLE	Moni	ca L. P	oeiking 	_										ON,	IVNI		NG
FOR U	SE BY A RTMEN ICIES (ALL TS OF THE	Ē		ca L. P	APPRO)ATE		OC ST	TAL ATE (BUFF OUTF	FER/L	INE 5, TTL	DRIV COI	/ER \	, NOI VITH	NINVI THR	EE-	
FOR US DEPAR AND AGEN DEPARTMEN	SE BY A RTMEN ICIES (ALL TS OF THE DEFEN:	Ē	DRA		APPRO 95-1 LEVEL	OVAL D 2-27	OATE		OC ST/ MO	TAL ATE (BUFF OUTF ITHIC	FER/L	INE 6, TTL ICON	DRIV COI	/ER \ MPA ⁻	, NOI VITH	NINVI THR E INP	EE- UTS,	

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>			
01	ACTS244	Radiation hardened SOS, advanced CMOS, noninverting octal buffer/line driver with three-state outputs, TTL compatible inputs			
02	ACTS244-02 <u>1</u> /	Radiation hardened SOS, advanced CMOS, noninverting octal buffer/line driver with three-state outputs, TTL compatible inputs			

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
R	CDIP2-T20	20	dual-in-line package
Χ	CDFP4-F20	20	flat package

- 1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
- 1/ Device type -02 is the same as device type -01 except that the device type -02 products are manufactured at an overseas wafer foundry. Device type -02 is used to positively identify, by marketing part number and by brand of the actual device, material that is supplied by an overseas foundry.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96718
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 2

1.3 Absolute maximum ratings. 1/2/3/	
Supply voltage range (V _{CC})	-0.5 V dc to +7.0 V dc
DC input voltage range (V _{IN})	-0.5 V dc to V_{CC} + 0.5 V dc
DC output voltage range (V _{OUT})	-0.5 V dc to V_{CC} + 0.5 V dc
DC input current, any one input (I _{IN})	±10 mA
DC output current, any one output (I _{OUT})	±50 mA
Storage temperature range (T _{STG})	-65°C to +150°C
Lead temperature (soldering, 10 seconds)	+265°C
Thermal resistance, junction-to-case (θ_{JC}):	
Case outline R	24°C/W
Case outline X	28°C/W
Thermal resistance, junction-to-ambient (θ_{JA}):	
Case outline R	72°C/W
Case outline X	107°C/W
Junction temperature (T _J)	+175°C
Maximum package power dissipation at $T_A = +125$ °C (P_D): $4/$	
Case outline R	0.69 W
Case outline X	0.47 W
1.4 Recommended operating conditions. 2/3/	
Supply voltage range (V _{CC})	+4.5 V dc to +5.5 V dc
Input voltage range (V _{IN})	
Output voltage range (V _{OUT})	
Maximum low level input voltage (V _{IL})	
Minimum high level input voltage (V _{II})	
Case operating temperature range (T _C)	-55°C to +125°C
Maximum input rise and fall time at $V_{CC} = 4.5 \text{ V}$ (t _r , t _r)	
Radiation features:	
Total dose	> 3 x 10 ⁵ Rads (Si)
Single event phenomenon (SEP) effective	,
linear energy threshold (LET) no upsets (see 4.4.4.4)	> 100 MeV/(cm ² /mg) 5/
Dose rate upset (20 ns pulse)	> 1 x 10 ¹¹ Rads (Si)/s <u>5</u> /
Latch-up	None <u>5</u> /
Dose rate survivability	> 1 x 10 ¹² Rads (Si)/s <u>5</u> /

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ Unless otherwise specified, all voltages are referenced to GND.
- The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C unless otherwise noted.
- $\underline{4}$ / If device power exceeds package dissipation capability, provide heat sinking or derate linearly (the derating is based on θ_{JA}) at the following rate:

5/ Guaranteed by design or process but not tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96718
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 3

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 Test Method Standard Microcircuits.

MIL-STD-973 - Configuration Management.
MIL-STD-1835 - Interface Standard For Microcircuit Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
 - 3.1.1 Microcircuit die. For the requirements for microcircuit die, see appendix A to this document.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.5 Switching waveform and test circuit. The switching waveforms and test circuits shall be as specified on figure 4.
 - 3.2.6 Radiation exposure circuit. The radiation test connections shall be as specified in table III herein.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96718
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 4

- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96718
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 5

	TABLE I. <u>Electrical performance characteristics</u> .											
Test	Symbol	Test cond -55°C ≤ T ₀	ditions <u>1/</u>	Device type	V _{CC}	Group A subgroups	Limi	ts <u>2</u> /	Unit			
			vise specified	турс		Subgroups	Min	Max				
High level output voltage	V _{ОН}	For all inputs affecting output under test $V_{\text{IN}} = 4.5 \text{ V or } 0.0 \text{ V}$ For all other inputs $V_{\text{IN}} = V_{\text{CC}}$ or GND $I_{\text{OH}} = -50 \mu\text{A}$	g	All	4.5 V	1, 2, 3	4.40		V			
			M, D, L, R, F <u>3</u> /	All		1	4.40					
		For all inputs affecting output under test $V_{\text{IN}} = 5.5 \text{ V or } 0.0 \text{ V}$ For all other inputs $V_{\text{IN}} = V_{\text{CC}}$ or GND $I_{\text{OH}} = -50 \mu\text{A}$	g	All	5.5 V	1, 2, 3	5.40					
			M, D, L, R, F <u>3</u> /	All		1	5.40					
Low level output voltage	V _{OL}	For all inputs affecting output under test $V_{IN} = 4.5 \text{ V or } 0.0 \text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu\text{A}$	g	All	4.5 V	1, 2, 3		0.1	V			
			M, D, L, R, F <u>3</u> /	All		1		0.1				
		For all inputs affecting output under test $V_{IN} = 5.5 \text{ V or } 0.0 \text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu\text{A}$	g	All	5.5 V	1, 2, 3		0.1				
			M, D, L, R, F <u>3</u> /	All		1		0.1				
Input current high	I _{IH}	For input under test, Yer all other inputs	V _{IN} = 5.5 V	All	5.5 V	1		+0.5	μΑ			
		$V_{IN} = V_{CC}$ or GND				2, 3		+1.0				
			M, D, L, R, F <u>3</u> /	All		1		+1.0				
Input current low	I _{IL}	For input under test, Yes	$V_{IN} = GND$	All	5.5 V	1		-0.5	μΑ			
		$V_{IN} = V_{CC}$ or GND				2, 3		-1.0				
			M, D, L, R, F <u>3</u> /	All		1		-1.0				

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96718
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	6

		TABLE I. Electric	al performance chara	<u>icteristics</u> - 0	Continued				
Test	Symbol		ditions 1/	Device	Vcc	Group A	Limi	ts <u>2</u> /	Unit
		-55°C ≤ T _o unless otherv	s ≤ +125°C vise specified	type		subgroups	Min	Max	
Output current high (Source)	I _{OH}	For all inputs affecting under test, V _{IN} = 4.5	g output	All	4.5 V	1	-16.0		mA
(Source)	4/	For all other inputs $V_{IN} = V_{CC} \text{ or GND}$ $V_{OUT} = 4.1 \text{ V}$	V 01 0.0 V			2, 3	-12.0		
			M, D, L, R, F <u>3</u> /	All		1	-12.0		
Output current low	I _{OL}	For all inputs affecting	g output	All	4.5 V	1	16.0		mA
(Sink)	<u>4</u> /	under test, $V_{IN} = 4.5$ For all other inputs $V_{IN} = V_{CC}$ or GND $V_{OUT} = 0.4 \text{ V}$	V or 0.0 V			2, 3	12.0		
			M, D, L, R, F <u>3</u> /	All		1	12.0		
Three-state output	I _{OZH}	mOE = 5.5 V		All	5.5 V	1		+1.0	μΑ
leakage current high		For all other inputs $V_{IN} = 0.0 \text{ V or } 5.5 \text{ V}$ $V_{OUT} = 5.5 \text{ V}$				2, 3		+35.0	
			M, D, L, R, F <u>3</u> /	All		1		+35.0	
Three-state output	I _{OZL}	 mOE = 5.5 V		All	5.5 V	1		-1.0	μΑ
leakage current low		For all other inputs $V_{IN} = 0.0 \text{ V}$ or 5.5 V $V_{OUT} = 0.0 \text{ V}$				2, 3		-35.0	
			M, D, L, R, F <u>3</u> /	All		1		-35.0	
Quiescent supply current delta, TTL input levels	Δl _{cc} <u>5</u> /	For inputs under test $V_{IN} = V_{CC} - 2.1 \text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND		All	5.5 V	1, 2, 3		5.0	mA
			M, D, L, R, F <u>3</u> /	All		1		5.0	
Quiescent supply	Icc	$V_{IN} = V_{CC}$ or GND		All	5.5 V	1		20.0	μΑ
current						2, 3		400.0	
			M, D, L, R, F <u>3</u> /	All		1		400.0	
Input capacitance	C _{IN}	V _{IH} = 5.0 V, V _{IL} = 0.0		All	5.0 V	4		15	pF
Output capacitance	C _{OUT}	f = 1 MHz, see 4.4.1c	;	All	5.0 V	4		10	pF
Power dissipation	C _{PD}			All	5.0 V	4		60	pF
capacitance	<u>6</u> /					5, 6		60	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96718
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 7

5, 6

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Symbol Test conditions $\underline{1}/$ -55°C \leq T _C \leq +125°C		Device	V_{CC}		Limits 2/		Unit
			o ≤ +125°C wise specified	type		subgroups	Min	Max	
Functional test	<u>7</u> /	$V_{IH} = 2.25 \text{ V}, V_{IL} = 0.8$	30 V	All	4.5 V	7, 8	L	Н	
		See 4.4.1b	M, D, L, R, F <u>3</u> /	All		7	L	Н	
Propagation delay time, mAn to mYn	t _{PHL} 8/	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$		All	4.5 V	9	1.0	9.0	ns
		See figure 4	-			10, 11	1.0	10.0	
			M, D, L, R, F <u>3</u> /	All		9	1.0	10.0	
	t _{PLH} 8/	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$		All	4.5 V	9	1.0	9.0	
	<u>o</u> ,	See figure 4				10, 11	1.0	10.0	
			M, D, L, R, F <u>3</u> /	All		9	1.0	10.0	
Propagation delay time, output enable, mOE to mYn		C _L = 50 pF		All	4.5 V	9	2.0	11.0	ns
	<u>8</u> /	$R_L = 500\Omega$ See figure 4			10, 11	2.0	14.0		
			M, D, L, R, F <u>3</u> /	All		9	2.0	14.0	
	t _{PZH}	C _L = 50 pF		All	4.5 V	9	2.0	10.0	
	<u>8</u> /	$R_L = 500\Omega$ See figure 4				10, 11	2.0	11.0	
			M, D, L, R, F <u>3</u> /	All		9	2.0	11.0	
Propagation delay	t _{PLZ}	C _L = 50 pF		All	4.5 V	9	2.0	13.5	ns
time, output_ disable, mOE to mYn	<u>8</u> /	$R_L = 500\Omega$ See figure 4				10, 11	2.0	14.0	
			M, D, L, R, F <u>3</u> /	All		9	2.0	14.0	
	t _{PHZ}	C _L = 50 pF		All	4.5 V	9	2.0	14.5	
	<u>8</u> /	$R_L = 500\Omega$ See figure 4				10, 11	2.0	14.5	
			M, D, L, R, F <u>3</u> /	All		9	2.0	14.5	
Output transition	t _{THL} ,	C _L = 50 pF		All	4.5 V	9	1.0	5.0	ns
time	t _{TLH} <u>8</u> /	$R_L = 500\Omega$ See figure 4				10, 11	1.0	5.0	
			M, D, L, R, F <u>3</u> /	All		9	1.0	5.0	

Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the I_{CC} and ΔI_{CC} tests, the output terminals shall be open. When performing the I_{CC} and ΔI_{CC} tests, the current meter shall be placed in the circuit such that all current flows through the meter.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96718
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 8

TABLE I. Electrical performance characteristics - Continued.

- 2/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 3/ Devices supplied to this drawing meet all levels M, D, L, R, and F of irradiation. However, this device is only tested at the "F" level. Pre and post irradiation values are identical unless otherwise specified in table I. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C.
- 4/ Force/measure functions may be interchanged.
- 5/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at V_{IN} = V_{CC} 2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 5.0 mA; and the preferred method and limits are guaranteed. For the preferred method, a minimum of one input shall be tested. All other inputs shall be guaranteed, if not tested, to the limits specified in table I herein.
- 6/ Power dissipation capacitance (C_{PD}) determines both the power consumption (P_D) and current consumption (I_S). Where $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$ $I_S = (C_{PD} + C_L) V_{CC} f + I_{CC} + (n \times d \times \Delta I_{CC})$

f is the frequency of the input signal; n is the number of device inputs at TTL levels; and d is the duty cycle of the input signal.

- The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. For V_{OUT} measurements, L ≤ 0.5 V and H ≥ 4.0 V.
- 8/ AC limits at $V_{CC} = 5.5$ V are equal to the limits at $V_{CC} = 4.5$ V. For propagation delay tests, all paths must be tested.

STANDARD		
MICROCIRCUIT DRAWING		

SIZE A		5962-96718
	REVISION LEVEL C	SHEET 9

Device type	All					
Case outlines		R and X				
Terminal number	Terminal symbol	Terminal number	Terminal symbol			
1	10E	11	2A0			
2	1A0	12	1Y3			
3	2Y3	13	2A1			
4	1A1	14	1Y2			
5	2Y2	15	2A2			
6	1A2	16	1Y1			
7	2Y1	17	2A3			
8	1A3	18	1Y0			
9	2Y0	19	20E			
10	GND	20	Vcc			

FIGURE 1. <u>Terminal connections</u>.

Inputs		Outputs
mOE	mAn	mYn
L	L	L
L	Н	Н
Н	Х	Z

H = High voltage level L = Low voltage level X = Don't care Z = High impedance

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96718
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	10







FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96718
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	11







NOTES:

- When measuring t_{PZL} and t_{PLZ} , S1 is closed and S2 is open.
- When measuring t_{PLH} , t_{PHL} , t_{PZH} , and t_{PHZ} , S1 is open and S2 is closed. $C_L = 50 \ pF$ minimum or equivalent (includes test jig and probe capacitance). 3.
- $R_L = 500\Omega$ or equivalent.
- Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to 3.0 V; PRR \leq 10 MHz; $t_r \leq$ 3.0 ns; $t_f \leq$ 3.0 ns; t_r and t_f shall be measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V, respectively.

FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96718
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	12

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- c. Subgroup 4 (C_{IN}, C_{OUT} and C_{PD} measurement) shall be measured only for the initial qualification and after process or design changes which may affect capacitance. C_{IN} and C_{OUT} shall be measured between the designated terminal and GND at a frequency of 1 MHz. For C_{IN}, C_{OUT} and C_{PD} the tests shall be sufficient to validate the limits defined in table I herein.

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9	1, 7, 9
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 1/	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> / <u>3</u> /
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11 <u>3</u> /
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

^{1/} PDA applies to subgroup 1 and 7.

TABLE IIB. Burn-in and operating life test, Delta parameters (+25°C).

Parameters <u>1</u> /	Delta limits
I _{cc}	±4 μA
І _{ог} /І _{он}	±15%
I _{OZL} /I _{OZH}	±200 nA

^{1/} These parameters shall be recorded before and after the required burn-in and life test to determine delta limits.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96718
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 13

PDA applies to subgroups 1, 7, 9 and deltas.

^{3/} Delta limits as specified in table IIB shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters (see Table I)

- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q and V shall be as specified in MIL-PRF-38535. End-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 and as specified herein.
- 4.4.4.1.1 <u>Accelerated aging test</u>. Accelerated aging tests shall be performed on all devices requiring a RHA level greater than 5k rads(Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at +25°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. Dose rate induced latchup testing shall be performed in accordance with test method 1020 of MIL-STD-883 and as specified herein (see 1.4 herein). Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may effect the RHA capability of the process.
- 4.4.4.3 <u>Dose rate upset testing</u>. Dose rate upset testing shall be performed in accordance with test method 1021 of MIL-STD-883 and herein (see 1.4 herein).
 - a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may effect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
 - b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.
- 4.4.4.4 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices (see 1.4 herein). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. 0° ≤ angle ≤ 60°). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be ≥ 100 errors or $\geq 10^6$ ions/cm².
 - c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be \geq 20 microns in silicon.
 - e. The test temperature shall be +25°C and the maximum rated operating temperature ±10°C.
 - f. Bias conditions shall be defined by the manufacturer for latchup measurements.
 - g. Test four devices with zero failures.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96718
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	14

- 4.5 Methods of inspection. Methods of inspection shall be as specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

Table III. Irradiation test connections. 1/

Open	Ground	$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$
3, 5, 7, 9, 12, 14, 16, 18	10	1, 2, 4, 8, 11, 13, 15, 17, 19, 20

1/ Each pin except V_{CC} and GND will have a series resistor of 47K Ω ±5%, for irradiation testing.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

Ground zero voltage potential.
Quiescent supply current.
Input current low.
Input current high.
Case temperature.
Ambient temperature.
Positive supply voltage.
Input terminal-to-GND capacitance.
Output terminal-to-GND capacitance.
Power dissipation capacitance.

STANDARD		
MICROCIRCUIT DRAWING		

SIZE A		5962-96718
	REVISION LEVEL C	SHEET 15


- 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.
 - 6.7 Additional information. A copy of the following additional data shall be maintained and available from the device manufacturer:
 - a. RHA upset levels.
 - b. Test conditions (SEP).
 - c. Number of upsets (SEP).
 - d. Number of transients (SEP).
 - e. Occurrence of latchup (SEP).

STANDARD			
MICROCIRCUIT DRAWING			

SIZE A		5962-96718
	REVISION LEVEL C	SHEET 16

10. SCOPE

- 10.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multichip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device Class V) are reflected in the Part or Identification Number (PIN). When available a choice of Radiation Hardiness Assurance (RHA) levels are reflected in the PIN.
 - 10.2 PIN. The PIN shall be as shown in the following example:



- 10.2.1 RHA designator. Device classes Q and V RHA identified die shall meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.
 - 10.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
02	ACTS244-02	Radiation Hardened, SOS, advanced CMOS, noninverting octal buffer/line driver with three-state outputs, TTL compatible inputs.

10.2.3 Device class designator.

Device class	Device requirements documentation
Q or V	Certification and qualification to the die requirements of MIL-PRF-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96718
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	17

10.2.4 <u>Die Details</u>. The die details designation shall be a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

10.2.4.1 Die Physical dimensions.

<u>Die Type</u> <u>Figure number</u>

02 A-1

10.2.4.2 Die Bonding pad locations and Electrical functions.

<u>Die Type</u> <u>Figure number</u>

02 A-1

10.2.4.3 Interface Materials.

Die Type Figure number

02 A-1

10.2.4.4 Assembly related information.

<u>Die Type</u> <u>Figure number</u>

02 A-1

- 10.3 Absolute maximum ratings. See paragraph 1.3 within the body of this drawing for details.
- 10.4 Recommended operating conditions. See paragraph 1.4 within the body of this drawing for details.
- 20. APPLICABLE DOCUMENTS
- 20.1 <u>Government specifications, standards, bulletin, and handbooks</u>. Unless otherwise specified, the following specifications, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

STANDARD		
MICROCIRCUIT DRAWING		

SIZE A		5962-	96718
	REVISION LEVEL C	SHEET	18

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

HANDBOOK

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity).

20.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

30. REQUIREMENTS

- 30.1 <u>Item Requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit or function as described herein.
- 30.2 <u>Design, construction and physical dimensions</u>. The design, construction and physical dimensions shall be as specified in MIL-PRF-38535 and the manufacturer's QM plan, for device classes Q and V and herein.
 - 30.2.1 Die Physical dimensions. The die physical dimensions shall be as specified in 10.2.4.1 and on figure A-1.
- 30.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in 10.2.4.2 and on figure A-1.
 - 30.2.3 Interface materials. The interface materials for the die shall be as specified in 10.2.4.3 and on figure A-1.
 - 30.2.4 Assembly related information. The assembly related information shall be as specified in 10.2.4.4 and figure A-1.
 - 30.2.5 Truth table. The truth table shall be as defined within paragraph 3.2.3 of the body of this document.
- 30.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be as defined within paragraph 3.2.6 of the body of this document.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-96718
		REVISION LEVEL C	SHEET 19

- 30.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table I of the body of this document.
- 30.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table I.
- 30.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in 10.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.
- 30.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 60.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- 30.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.
 - 40. QUALITY ASSURANCE PROVISIONS
- 40.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not effect the form, fit or function as described herein.
- 40.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum it shall consist of:
 - a) Wafer Lot acceptance for Class V product using the criteria defined within MIL-STD-883 TM 5007.
 - b) 100% wafer probe (see paragraph 30.4).
 - c) 100% internal visual inspection to the applicable class Q or V criteria defined within MIL-STD-883 TM2010 or the alternate procedures allowed within MIL-STD-883 TM5004.

STANDARD		
MICROCIRCUIT DRAWING		

SIZE A		5962-96718
	REVISION LEVEL C	SHEET 20

40.3 Conformance inspection.

40.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see 30.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified within paragraphs 4.4.4.1, 4.4.4.1, 4.4.4.2, 4.4.4.3 and 4.4.4.4.

50. DIE CARRIER

50.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be in accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

60. NOTES

- 60.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications and logistics purposes.
- 60.2 <u>Comments</u>. Comments on this appendix should be directed to DSCC-VA, Columbus, Ohio, 43216-5000 or telephone (614)-692-0674.
- 60.3 <u>Abbreviations, symbols and definitions</u>. The abbreviations, symbols, and definitions used herein are defined with MIL-PRF-38535 and MIL-HDBK-1331.
- 60.4 <u>Sources of Supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see 30.6 herein) to DSCC-VA and have agreed to this drawing.

STANDARD		
MICROCIRCUIT DRAWING		


SIZE A		5962-96718
	REVISION LEVEL C	SHEET 21

FIGURE A-1

o DIE PHYSICAL DIMENSIONS

Die Size: 2540 x 2540 microns. Die Thickness: 21 +/-2 mils.

o DIE BONDING PAD LOCATIONS AND ELECTRICAL FUNCTIONS



NOTE: Pad numbers reflect terminal numbers when placed in Case Outlines R, X (see Figure 1).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96718
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 22

o INTERFACE MATERIALS

Metal 1: AISi 7.0kA +/- 1kA
Metal 2 (Top): AISi 10.0kA +/- 1kA

Backside Metallization None

Glassivation

Type: PSG

Thickness 13kA +/ - 1.5kA

Substrate: Silicon on Sapphire (SOS)

o ASSEMBLY RELATED INFORMATION

Substrate Potential: Insulator.

Special assembly

instructions: Bond pad #20 (V_{CC}) first.

Both \dot{V}_{CC} bond pads must be used. Both GND bond pads must be used.

STANDARD		
MICROCIRCUIT DRAWING		

SIZE A		5962-96718
	REVISION LEVEL C	SHEET 23

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 00-07-03

Approved sources of supply for SMD 5962-96718 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962F9671801VRC	34371	ACTS244DMSR
5962F9671801VXC	34371	ACTS244KMSR
5962F9671802VRC	34371	ACTS244DMSR-02
5962F9671802VXC	34371	ACTS244KMSR-02
5962F9671802V9A	34371	ACTS244HMSR-02

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

Vendor name and address

34371

Intersil Corporation PO Box 883 Melbourne, FL 32902-0883

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.