### 25-Ω Switch Connection Between Two Ports

- TTL-Compatible Input Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and 300-mil Shrink Small-Outline (DL) Packages

### description

The SN74CBTR16233 is a 16-bit 1-of-2 FET multiplexer/demultiplexer used in applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single path. This device can be used for memory interleaving, where two different banks of memory need to be addressed simultaneously. The device can be used as two 8-bit to 16-bit multiplexers or as one 16-bit to 32-bit multiplexer.

Two select (SEL1 and SEL2) inputs control the data flow. When the TEST inputs are asserted, the A port is connected to both the B1 and the B2 ports. SEL1, SEL2, and the TEST inputs can be driven with a 5-V CMOS, a 5-V TTL, or a low-voltage TTL driver.

The SN74CBTR16233 is specified by design not to have through current when switching directions.

The device has equivalent 25- $\Omega$  series resistors to reduce signal-reflection noise. This eliminates the need for external terminating resistors.

The SN74CBTR16233 is characterized for operation from 0°C to 70°C.

# DGG, DGV, OR DL PACKAGE (TOP VIEW)


1		_
1A [	<sub>1</sub> O	<sub>56</sub> ] 1B1
2B1 [	2	<sub>55</sub> ] 1B2
2B2 [	3	54 2A
3A [	4	53 3B1
4B1 [	5	52 3B2
4B2 [	6	51 <b>]</b> 4A
5A [	7	50 5B1
6B1 [	8	49 5B2
6B2 🛚	9	48 <b>]</b> 6A
7A 🛚	10	47 <b>]</b> 7B1
8B1 🛚	11	46 7B2
8B2 🛚	12	45 🛮 8A
GND [	13	44 🛮 GND
V <sub>CC</sub>	14	43 V <sub>CC</sub>
9A 🛚	15	42 9B1
10B1 🛚	16	41 🛮 9B2
10B2	17	40 🛮 10A
11A 🛚	18	39 11B1
12B1 🛚	19	38 11B2
12B2	20	37 🛮 12A
13A 🛚	21	36 🛮 13B1
14B1 🛚	22	35 13B2
14B2	23	34 🛮 14A
15A 🛚	24	33 🛮 15B1
16B1	25	32 15B2
16B2	26	31 🛮 16A
TEST1	27	30 SEL1
TEST2	28	29 SEL2

## FUNCTION TABLE (each multiplexer)

INPUTS		FUNCTION			
SEL	TEST	FUNCTION			
L	L	A = B1			
Н	L	A = B2			
Х	Н	A = B1 and A = B2			

### logic diagram (positive logic)

SCDS075A - JULY 1998 - REVISED OCTOBER 1998



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		. $-0.5$ V to V <sub>CC</sub> + 0.5 V
Continuous channel current		128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )		–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2):	: DGG package	81°C/W
•	DGV package	86°C/W
	DL package	74°C/W
Storage temperature range, T <sub>stg</sub>		65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.75	5.25	V
VIH	High-level control input voltage	2		V
V <sub>IL</sub>	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	0	70	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51.

# PRODUCT PREVIEW

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TER TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		$V_{CC} = 4.75 \text{ V},$	$I_{\parallel} = -18 \text{ mA}$				-1.2	V
L		$V_{CC} = 0$ ,	V <sub>I</sub> = 5.25 V				10	μΑ
l <sub>l</sub>		$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 5.25 V or GND				±1	μΑ
Icc		$V_{CC} = 5.25 \text{ V},$	I <sub>O</sub> = 0,	$V_I = V_{CC}$ or GND			3	μΑ
∆l <sub>CC</sub> ‡	Control inputs	$V_{CC} = 5.5 \text{ V},$	One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			2.5	mA
Ci	Control inputs	$V_I = 3 V \text{ or } 0$						pF
C <sub>io(OFF)</sub>	ı	$V_O = 3 \text{ V or } 0$						pF
			V- 0	I <sub>I</sub> = 64 mA				
r <sub>on</sub> §		$V_{CC} = 4.75 \text{ V}$	V <sub>I</sub> = 0	I <sub>I</sub> = 30 mA			, and the second	Ω
			V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA				

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
t <sub>pd</sub> ¶	A or B	B or A			ns
<sup>t</sup> pd	SEL	Α			ns
t <sub>en</sub>	TEST or SEL	В			ns
<sup>t</sup> dis	TEST or SEL	В			ns

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

<sup>‡</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

<sup>§</sup> Measured by the voltage drop between A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms