

74AC11

Triple 3-Input AND Gate

General Description

The AC11 contains three 3-input AND gates.

Features


- I_{CC} reduced by 50%
- Outputs source/sink 24 mA

Ordering Code:


Order Number	Package Number	Package Description
74AC11SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body
74AC11MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC11PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
A_n, B_n, C_n	Inputs
O_n	Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Absolute Maximum Ratings(Note 1)

		Junction Temperature (T_J)	
		PDIP	140°C
Supply Voltage (V_{CC})	-0.5V to +7.0V		
DC Input Diode Current (I_{IK})			
$V_I = -0.5V$	-20 mA		
$V_I = V_{CC} + 0.5V$	+20 mA		
DC Input Voltage (V_I)	-0.5V to $V_{CC} + 0.5V$		
DC Output Diode Current (I_{OK})			
$V_O = -0.5V$	-20 mA		
$V_O = V_{CC} + 0.5V$	+20 mA		
DC Output Voltage (V_O)	-0.5V to $V_{CC} + 0.5V$		
DC Output Source or Sink Current (I_O)	± 50 mA		
DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND})	± 50 mA		
Storage Temperature (T_{STG})	-65°C to +150°C		

Recommended Operating Conditions

Supply Voltage (V_{CC})	2.0V to 6.0V
Input Voltage (V_I)	0V to V_{CC}
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A)	-40°C to +85°C
Minimum Input Edge Rate ($\Delta V/\Delta t$)	125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	$T_A = +25^\circ C$		Units	Conditions
			Typ	Guaranteed Limits		
V_{IH}	Minimum High Level Input Voltage	3.0	1.5	2.1	2.1	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		4.5	2.25	3.15	3.15	
		5.5	2.75	3.85	3.85	
	Maximum Low Level Input Voltage	3.0	1.5	0.9	0.9	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		4.5	2.25	1.35	1.35	
		5.5	2.75	1.65	1.65	
V_{OH}	Minimum High Level Output Voltage	3.0	2.99	2.9	2.9	$I_{OUT} = -50 \mu A$
		4.5	4.49	4.4	4.4	
		5.5	5.49	5.4	5.4	
		3.0		2.56	2.46	$V_{IN} = V_{IL}$ or V_{IH} $I_{OH} = -12 mA$ $I_{OH} = -24 mA$ $I_{OH} = -24 mA$ (Note 2)
		4.5		3.86	3.76	
		5.5		4.86	4.76	
V_{OL}	Maximum Low Level Output Voltage	3.0	0.002	0.1	0.1	$I_{OUT} = 50 \mu A$
		4.5	0.001	0.1	0.1	
		5.5	0.001	0.1	0.1	
		3.0		0.36	0.44	$V_{IN} = V_{IL}$ or V_{IH} $I_{OL} = 12 mA$ $I_{OL} = 24 mA$ $I_{OL} = 24 mA$ (Note 2)
		4.5		0.36	0.44	
		5.5		0.36	0.44	
I_{IN} (Note 4)	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μA
I_{OLD}	Minimum Dynamic Output Current (Note 3)	5.5			75	mA
		5.5			-75	mA
I_{CC} (Note 4)	Maximum Quiescent Supply Current	5.5		2.0	20.0	μA

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC} .

AC Characteristics

Symbol	Parameter	V_{CC} (V) (Note 5)	$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$			$T_A = -40^\circ C \text{ to } +85^\circ C$ $C_L = 50 \text{ pF}$		Units
			Min	Typ	Max	Min	Max	
t_{PLH}	Propagation Delay	3.3	1.5	5.5	9.5	1.0	10.0	ns
		5.0	1.5	4.0	8.0	1.0	8.5	
t_{PHL}	Propagation Delay	3.3	1.5	5.5	8.5	1.0	9.5	ns
		5.0	1.5	4.0	7.0	1.0	7.5	

Note 5: Voltage Range 3.3 is $3.3V \pm 0.3V$


Voltage Range 5.0 is $5.0V \pm 0.5V$

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C_{IN}	Input Capacitance	4.5	pF	$V_{CC} = \text{OPEN}$
C_{PD}	Power Dissipation Capacitance	20.0	pF	$V_{CC} = 5.0V$


74AC11

Physical Dimensions inches (millimeters) unless otherwise noted




14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body
Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



74AC11 Triple 3-Input AND Gate

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N14A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com