

# CMOS 4-Bit **D-Type Registers**

High-Voltage Types (20-Volt Rating)

■ CD4076B types are four-bit registers consisting of D-type flip-flops that feature three-state outputs. Data Disable inputs are provided to control the entry of data into a the flip-flops. When both Data Disable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the clock input. Output Disable inputs are also provided. When the Output Disable inputs are both low, the normal logic states of the four outputs are available to the load. The outputs are disabled independently of the clock by a high logic level at either Output Disable input, and present a high impedance.

The CD4076B types are supplied in 16-lead ceramic dual-in-line packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline package (NSR suffix), and in chip form (H suffix).

#### Features:

- Three-state outputs
- Input disabled without gating the clock
  - Gated output control lines for
  - enabling or disabling the outputs Standardized, symmetrical output
  - characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin over full package temperature range:
  - 1 V at V<sub>DD</sub> = 5 V 2 V at V<sub>DD</sub> = 10 V 2.5 V at V<sub>DD</sub> = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



#### TERMINAL ASSIGNMENT





Fig.1 — Typical output low (sink)

current characteristics.

RECOMMENDED OPERATING CONDITIONS at TA = 25°C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	VDD	LIN	UNITS	
	(V)	Min.	Max.	
Supply Voltage Range (For T <sub>A</sub> =Full Package Temperature Range)		3	18	v
	- 5	200		
Data Setup Time, ts	10	80		ns
4	15 👙	60		
*	5	200	-	
Clock Pulse Width, tw	10	100		ns
	15	80	-	
	5		3	
Clock Input Frequency, fcl	1,0	dc	6	MHz
OL 1	- 15		8	
U Naja 🤤	5		15	
Clock Input Bise or Fall Time, trCL, tfCL	10	-	5	μs
	15	- 1	5	
	5	120		
Reset Pulse Width, two	10	50		ns
	15	40	·	
	5	180	-	
Data Input Disable Setup Time, to	10	100	-	ns
	15	70	-	



Fig.2 - Minimum output low (sink) current characteristics.



CD4076B Types

## CD4076B Types

A CORDER

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V <sub>SS</sub> Terminal)	-0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For T <sub>A</sub> = +100°C to +125°C De	erate Linearity at 12mW/ <sup>O</sup> C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) .	
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tsto)	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max	



Fig.4 — Minimum output high (source) current characteristics.



LOAD

COMMERCIAL CMOS

10 V

120

9205-27115

0 60 80 100 CAPACITANCE (CL)-pF

Fig.6 - Typical propagation delay time vs. load capacitance (clock to Q).







Truth Table Next Data Inpu State Disable Date Output Rese Cloc G1 G2 D Q 0 0 0 × х x Q NC 0 í x a NC 0 ړ٥ NC х × 1 0 0 0 1 1 0 0 0 0 0 0 х х Q NC × 0 х x Q NC When either Output Disable M or N is high, the outputs are disabled (high impedance state), however sequential operation of the flip flops is not affected. 1 ≡ High Leve! 0 ≡ Low Leve! X = Don't Care NC = No Change



Fig.8 - CD4076B logic diagram.

CHARACTERISTIC	TEST CONDI	TIONS	LIMITS			UNITS
· · · · ·		V <sub>DD</sub> V	Min.	Тур.	Max.	1
Propagation Delay Time:		5	1	300	600	
Clock to Q Output, tpHI, tpHH		10		125	250	
		15		90	180	
		5 🤤	•	230	460	
Reset,		10		100	200	
		15		75	150	
	Î	- <b>5</b> s	÷	150	300	ns
3-State Output 1 or 0 to High Impedance, tp <sub>HZ</sub> , tp <sub>LZ</sub>	$R_1 = 1 k \Omega$	10		75	150	
	L .	15		60	120	
		5		150	300	
3-State High Impedance to 1	$R_{I} = 1 k\Omega$	10		75	150	
or 0 Output, tpZH, tpZL	-	15 ्		60	120	
· · · · · · · · · · · · · · · · · · ·		5		100	200	
Transition Time, TTHL, TTLH	•	10		50	100	ns
		15		40	80	•
		5	3	6		
Maximum Clock Input Frequency, fct		10	6	12		MHz
		15	8	16		
		5		100	200	
Minimum Clock Pulse Width, t <sub>W</sub>		10		50	100	ns
		15		40	80	
Maximum Clock Input Rise		5	15		_	
or Fall Time		10	5	-	-	μs -
<sup>t</sup> rcl <sup>, t</sup> fcl		15	5	-	_	
					+ 20	
Minimum Desse Dulas Mish 4		5		บ∪ วธ	50	
winimum Reset Pulse with, tw		10		25	40	ns
		15		20	40	

# DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C, Input $t_r, t_f = 20$ ns, which is a solution of the 200 k $\Omega$ (Unless otherwise noted)



 $\begin{aligned} & \mathbf{v} \in \mathbf{v} \\ & \mathbf{u} \in \mathbf{v} \\ & \mathbf{u} \in \mathbf{v} \\ & \mathbf{u} \in \mathbf{v} \\ & \mathbf{v} \in$ 



Minimum Data Setup Time, tS

Minimum Data Input Disable

Input Capacitance, CIN

Setup Time, tS

17 1 F L

. . . . .

۰۰ . م



Any Input

10

15

5

10

15

÷

-

-

\_

---

--

40 80

30

90

50 100

35 70

5

60

7.5

180

ns

ns

рF



Fig. 11 - Quiescent device current test circuit.

Fig.12 – Input voltage test circuit.





CD4076B Types

### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONE	CONDITIONS		LIMITS AT INDICATED TEMPERATURES (°C)								
ISTIC	vo	VIN	VDD						+25			
	(V)	(V)	(V)	-55	40	+85	+125	Min.	Тур.	Max.		
Quiescent Device	. +	0,5	5	5	5	150	150	-	0.04	5		
Current,	-	0,10	10	10	10	300	300	. –	0.04	10	1	
IDD Max.		0,15	15	20	20	600	600		0.04	20	μ <b>Α</b>	
	-	0,20	20	100	100	3000	3000	-'	0.08	100		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	<u> </u>		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		1	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	<u> </u>	1	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA	
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	<u> </u>	1	
Current,	9.5	0,10	10	-1.6	-1.5	1.1	-0.9	-1.3	-2.6	-	1	
10H	13.5	0,15	15	-4.2	-4	-2.8	-2.4	3.4	-6.8	-	1	
Output Voltage:		0,5	5		0	.05		-	0	,0.05		
Low-Level,		0,10	10	- : <u>,</u>	0.05				0	0.05		
VUL WIRA.		0,15	15	0.05				-	0	0.05		
Output Voltage:	-	0,5	5		4	.95		4,95	5	- 1	l v	
High-Level,		0,10	10		9,95				10			
VOH Min.	<u> </u>	0,15	15	14.95				14.95	15			
Input Low	0.5, 4.5		5		1	1.5		—	-	1.5		
Voltage,	1, 9		10		3				-	3		
	1.5,13.5		15		4					4	1	
Input High	0.5, 4.5		5		3	3.5		3.5			V .	
Voltage,	1, 9	<u> </u>	10			7		7	-		1	
VIH Min.	1.5,13.5	[]	15	[	1	11		11		- 1	1	
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μΑ	
3-State Output Leakage Current IOUT Max	0,18	0,18	18	±0.4	±0.4	±12	±12	-	±10-4	±0.4	μA	



's-'

Fig.9 - Typical maximum clock input frequency vs. supply voltage.



Fig. 10 — Typical dynamic power dissipation vs. frequency.



Dimensions and pad layout for CD4076BH

.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated



**FEATURES** 

Back to Top

- Three-state outputs
- Input disabled without gating the clock
- · Gated output control lines for enabling or disabling the outputs
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 uA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin over full package temperature range:
  - $\circ$  1 V at V<sub>DD</sub> = 5 V
    - $\circ$  2 V at V<sub>DD</sub> = 10 V
    - $_{\odot}$  2.5 V at V<sub>DD</sub> = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

DEC	CDID	TTO	TAT
DES	CRIP	110	

Back to Top

Back to Top

Back to Top

Back to Top

CD4076B types are four-bit registers consisting of D-type flip-flops that feature three-state outputs. Data Disable inputs are provided to control the entry of data into the flip-flops. When both Data Disable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the clock input. Output Disable inputs are also provided. When the Output Disable inputs are both low, the normal logic states of the four outputs are available ot the load. The outputs are disabled independently of the clock by a high logic level at either Output Disable input, and present a high impedance.

The CD4076B types are supplied in 16-lead ceramic dual-in-line packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline package (NSR suffix), and in chip form (H suffix).

#### TECHNICAL RESOURCES

To view the following documents, <u>Acrobat Reader 4.0</u> is required. To download a document to your hard drive, right-click on the link and choose 'Save'.

#### DATASHEET

Full datasheet in Acrobat PDF: cd4076b.pdf (209 KB, Rev. A) (Updated: 03/15/2002)

#### **APPLICATION NOTES**

View Application Reports for **Digital Logic** 

Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 - Updated: 06/20/2001)

#### RELATED DOCUMENTS

- Advanced Bus Interface Logic Selection Guide (SCYT126, 448 KB Updated: 01/09/2001)
- Documentation Rules (SAP) And Ordering Information (Rev. B) (SZZU001B, 13 KB Updated: 05/06/1999)
- Logic Selection Guide First Half 2002 (Rev. Q) (SDYU001Q, 3368 KB Updated: 12/17/2001)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (Rev. A) (SCAU001A, 850 KB Updated: 03/01/1996)
- Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet (Rev. A) (SDYZ001A, 138 KB Updated: 07/01/1996)

#### PRICING/AVAILABILITY/PKG Back to Top **BUDGETARY PRICE** ORDERABLE DEVICE PACKAGE PINS TEMP (°C) **STATUS** PACK QTY **DSCC NUMBER** PRICING/AVAILABILITY/PKG US\$/UNIT QTY = 1000 +-55 TO 125 ACTIVE CD4076BE Ν 16 0.4225 Check stock or order CD4076BF J 16 -55 TO 125 ACTIVE 2.751 Check stock or order J -55 TO 125 3.23 CD4076BF3A 16 ACTIVE 1 Check stock or order CD4076BNSR NS 16 -55 TO 125 ACTIVE 0.562000 Check stock or order PW OBSOLETE **CD4076BPW** 16 -55 TO 125 PW CD4076BPWR -55 TO 125 ACTIVE 2000 Check stock or order 16 0.42

Table Data Updated on: 4/28/2002

#### Products | Applications | Support | TI&ME

TEXAS INSTRUMENTS © Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy | Terms of Use</u>