SCBS150D - JULY 1994 - REVISED FEBRUARY 1996

<ul> <li>State-of-the-Art Advanced BICMOS</li> </ul>	SN54LVT16652WD PACKAGE						
Technology (ABT) Design for 3.3-V	SN74LVT16652DGG OR DL PACKAG (TOP VIEW)						
Operation and Low-Static Power	(IOP VIEW)						
Dissipation	10EAB []	$\cup_{56}$	1 OEBA				
Members of the Texas Instruments  ###################################	1CLKAB		1CLKBA				
<i>Widebus</i> ™ Family	1SAB 🗓 3	3 54	] 1SBA				
<ul> <li>Support Mixed-Mode Signal Operation (5-V</li> </ul>	GND 🛚	53	] GND				
Input and Output Voltages With 3.3-V V <sub>CC</sub> )	1A1 [ 5	52	] 1B1				
<ul> <li>Support Unregulated Battery Operation</li> </ul>	1A2 <b>[</b> ] 6	5 51	] 1B2				
Down to 2.7 V	V <sub>CC</sub> []	7 50	] v <sub>cc</sub>				
● Typical V <sub>OLP</sub> (Output Ground Bounce)	1A3 <b>[</b> ] 8	3 49	] 1B3				
< 0.8 V at V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C	1A4 <b>[]</b> 9		1B4				
ESD Protection Exceeds 2000 V Per	1A5 🛛 1		1B5				
MIL-STD-883C, Method 3015; Exceeds	GND 🗓 1		GND				
200 V Using Machine Model	1A6 <b>[</b> ] 1		1B6				
(C = 200 pF, R = 0)	1A7 🛚 1		187				
Latch-Up Performance Exceeds 500 mA	1A8 <b>[</b> ] 1		] 1B8				
Per JEDEC Standard JESD-17	2A1 [] 1		2B1				
Bus-Hold Data Inputs Eliminate the Need	2A2 [] 1		2B2				
for External Pullup Resistors	2A3 [] 1		2B3				
Support Live Insertion	GND [] 1		] GND ] 284				
• •	2A4 [] 1 2A5 [] 2		] 284 <b>]</b> 285				
<ul> <li>Distributed V<sub>CC</sub> and GND Pin Configuration</li> <li>Minimizes High-Speed Switching Noise</li> </ul>	2A6 []2		] 2B6				
• .	v <sub>cc</sub> []2		] V <sub>CC</sub>				
<ul> <li>Flow-Through Architecture Optimizes</li> <li>PCB Layout</li> </ul>	2A7 []2		1 2B7				
•	2A8 [] 2		12B8				
Package Options Include Plastic 300-mil     Shrink Small Ovallage (DL) and This Shrink	GND []	25 32	GND				
Shrink Small-Outline (DL) and Thin Shrink	2SAB []2		2SBA				
Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package	2CLKAB		2CLKBA				
rine-ritti Cetamit Flat (VD) Package	3.		:				

### description

The 'LVT16652 are 16-bit bus transceivers designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT16652.

Widebus is a trademark of Texas Instruments Incorporated

Using 25-mil Center-to-Center Spacings



29 20EBA

20EAB [

SCBS150D - JULY 1994 - REVISED FEBRUARY 1996

### description (continued)

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus line are at high impedance, each set of bus lines remains at its last level configuration.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT16652 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16652 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT16652 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**

INP			TS			DATA I/OT		ODERATION OF SUNION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	1	1	X	х	Input	Input	Store A and B data
X	Н	1	H or L	X	х	Input	Unspecified <sup>‡</sup>	Store A, hold B
н	н	1	1	X‡	×	Input	Output	Store A in both registers
L	X	H or L	1	х	х	Unspecified‡	Input	Hold A, store B
L	L	1	<b>↑</b>	х	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	X	н	Output	Input	Stored B data to A bus
н	н	X	Х	L	х	Input	Output	Real-time A data to B bus
Н	Н	H or L	Х	н	х	Input	Output	Stored A data to B bus
н	L	H or L	H or L	н	н	Output	Output	Stored A data to B bus and stored B data to A bus

<sup>†</sup> The data output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.



<sup>‡</sup> Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.

SCBS150D -- JULY 1994 -- REVISED FEBRUARY 1996





Figure 1. Bus-Management Functions




### logic symbolt




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN54LVT16652, SN74LVT16652 3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS1500 - JULY 1994 - REVISED FEBRUARY 1996

# logic diagram (positive logic)









SCBS150D - JULY 1994 - REVISED FEBRUARY 1998

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> 0.5 V to 4.6 V Input voltage range, V <sub>I</sub> (see Note 1)0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V <sub>O</sub> (see Note 1)0.5 V to 7 V
Current into any output in the low state, I <sub>O</sub> : \$N54LVT16652
SN74LVT16652
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVT16652
SN74LVT16652
Input clamp current, $I_{IK}$ ( $V_1 < 0$ )
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 3): DGG package
DL package
Storage temperature range, Teta

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and VO > VCC.
  - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

### recommended operating conditions (see Note 4)

			SN54L\	T16652	SN74LVT16652 MIN MAX		UNIT
			MIN	MAX			
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5. <b>5</b>		5.5	V
Іон	High-level output current			-24		-32	mA
lOL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	•°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCBS150D - JULY 1994 - REVISED FEBRUARY 1996

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS			SN54LVT16652			SN74LVT16652			UNIT	
PARAMETER				MIN TYPT		MAX	MIN TYPT		MAX	UNII	
VIK	V <sub>CC</sub> = 2.7 V,	I <sub>I</sub> = -18 mA				-1.2			-1.2	٧	
	V <sub>CC</sub> = MIN to MAX <sup>‡</sup> ,	I <sub>OH</sub> = -100 µA		V <sub>CC</sub> -C	).2		V <sub>CC</sub> -0	.2			
	V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = -8 mA		2.4			2.4			v	
VOH	V <sub>CC</sub> = 3 V	1 <sub>OH</sub> = -24 mA		2						•	
		I <sub>OH</sub> = −32 mA					2				
		l <sub>OL</sub> = 100 μA				0.2			0.2		
	V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 24 mA				0.5			0.5	ĺ	
		IOL = 16 mA				0.4			0.4	<b>→</b> ∨	
VOL	L. 0.V	I <sub>OL</sub> = 32 mA				0.5			0.5		
	V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 48 mA				0.55					
		IOL = 64 mA							0.55		
	V <sub>CC</sub> = 3.6 V,	VI = VCC or GND	0 111111111			±1			±1		
	V <sub>CC</sub> = 0 or MAX <sup>‡</sup> ,	V <sub>I</sub> = 5.5 V	Control inputs			10			10	]	
lj.	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V				20			20	μА	
		V <sub>I</sub> = V <sub>CC</sub>	A or B ports§			5			5		
		V <sub>I</sub> = 0				-10			-10	<u> </u>	
loff	V <sub>CC</sub> = 0,	V <sub>j</sub> or V <sub>O</sub> = 0 to 4.5	V						±100	μА	
		V <sub>I</sub> = 0.8 V	A or B ports	75			75			μА	
l(hold)	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 2 V		-75	-		-75			Αщ	
lozh	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V							1	μА	
lOZL.	$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 0.5 V				-1			-1	μА	
	V <sub>CC</sub> = 3.6 V,		Outputs high			0.1			0.1		
lcc		$I_{O} = 0$ ,	Outputs low			5			5	mA	
	V <sub>I</sub> = V <sub>CC</sub> or GND		Outputs disabled			0.1			0.1	l	
ΔICC¶	V <sub>CC</sub> = 3 V to 3.6 V, Other inputs at V <sub>CC</sub> of		- 0.6 V,			0.2			0.2	mA	
Ci	V <sub>I</sub> = 3 V or 0				3.5			3.5		pF	
Cio	V <sub>O</sub> = 3 V or 0				12			12		pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.



For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>§</sup> Unused pins at VCC or GND

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.