

8-Bit Addressable Latch

The TC74HC259A is high speed CMOS MULTIPLEXERS fabricated with silicon gate C²MOS technology.



It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The respective bits are controlled by address inputs A, B, and C. When $\overline{\text{CLEAR}}$ input is held high and enable input $\overline{\text{G}}$ is held low, the data is written into the bit selected by address inputs, the other bit hold their previous conditions. When both $\overline{\text{CLEAR}}$ and $\overline{\text{G}}$ held high, writing of all bits is inhibited regardless of address inputs, and their previous conditions are held. When $\overline{\text{CLEAR}}$ is held low and $\overline{\text{G}}$ is held high, all bits are reset to low regardless of the other inputs. When both of $\overline{\text{CLEAR}}$ and $\overline{\text{G}}$ held low, all bits which isn't selected by address inputs are reset to low.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


Features

- High Speed: $t_{pd} = 15\text{ns}(\text{typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}(\text{Min})$
- Output Drive Capability: 10 LSTTL Loads
- Symmetrical Output Impedance: $I_{OH} = I_{OL} = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays: $t_{pLH} = t_{pHL}$
- Wide Operating Voltage Range: $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS259



(TOP VIEW)

Pin Assignment



IEC Logic Symbol


Truth Table

Inputs		Output of Addressed Latch	Each Other Output	Function
CLEAR	G			
H	L	D	Q _{i0}	Addressable Latch Memory 8-Line Demultiplexer Clear all Bits to "L"
H	H	Q _{i0}	Q _{i0}	
L	L	D	L	
L	H	L	L	

Selected Inputs			Latch Addressed
C	B	A	
L	L	L	Q0
L	L	H	Q1
L	H	L	Q2
L	H	H	Q3
H	L	L	Q4
H	L	H	Q5
H	H	L	Q6
H	H	H	Q7

D :The level at the data input.

Q_{i0} :The level before the indicated steady-state input conditions were established (i = 0, 1,...7)



Logic Diagram

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 - V_{CC} + 0.5	V
DC Output Voltage	V_{OUT}	-0.5 - V_{CC} + 0.5	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(SOIC)	mW
Storage Temperature	T_{stg}	-65 - 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V_{CC}	2 - 6	V
Input Voltage	V_{IN}	0 - V_{CC}	V
Output Voltage	V_{OUT}	0 - V_{CC}	V
Operating Temperature	T_{opr}	-40 - 85	°C
Input Rise and Fall Time	t_r, t_f	0 - 1000($V_{CC} = 2.0\text{V}$) 0 - 500($V_{CC} = 4.5\text{V}$) 0 - 400($V_{CC} = 6.0\text{V}$)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition	$T_a = 25^{\circ}\text{C}$				$T_a = -40 \sim 85^{\circ}\text{C}$		Unit	
			V_{CC}	Min.	Typ.	Max.	Min.	Max.		
High-Level Input Voltage	V_{IH}	-	2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}	-	2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4\text{mA}$ $I_{OH} = -5.2\text{mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20\mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4\text{mA}$ $I_{OL} = 5.2\text{mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

Timing Requirements (Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C	Unit
			V _{CC}	Typ.	Limit	Limit	
Minimum Pulse Width (G)	$t_{W(L)}$ $t_{W(H)}$	-	2.0	-	75	95	ns
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Pulse Width (CLEAR)	$t_{W(L)}$	-	2.0	-	75	95	
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Set-up Time (DATA)	t_s	-	2.0	-	50	60	
			4.5	-	10	12	
			6.0	-	9	11	
Minimum Set-up Time (A, B, C)	t_s	-	2.0	-	25	30	
			4.5	-	5	6	
			6.0	-	5	5	
Minimum Hold Time (DATA)	t_h	-	2.0	-	25	30	
			4.5	-	5	6	
			6.0	-	5	5	
Minimum Hold Time (A, B, C)	t_h	-	2.0	-	0	0	MHz
			4.5	-	0	0	
			6.0	-	0	0	

AC Electrical Characteristics ($C_L = 15\text{pF}$, $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Transition Time	t_{TLH} t_{THL}	-	-	4	8	ns
Propagation Delay Time (DATA, Q)	t_{PLH} t_{PHL}	-	-	15	22	
Propagation Delay Time (A, B, C-Q)	t_{PLH} t_{PHL}	-	-	21	32	
Propagation Delay Time (CLEAR-Q)	t_{PHL}	-	-	13	23	

AC Electrical Characteristics ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		Unit	
			V_{CC}	Min.	Typ.	Max.	Min.		Max.
Output Transition Time	t_{TLH} t_{THL}	-	2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (DATA-Q)	t_{PLH} t_{PHL}	-	2.0	-	56	130	-	165	
			4.5	-	18	26	-	33	
			6.0	-	15	22	-	28	
Propagation Delay Time (A, B, C)	t_{PLH} t_{PHL}	-	2.0	-	83	185	-	230	
			4.5	-	25	37	-	46	
			6.0	-	21	31	-	39	
Propagation Delay Time (G-Q)	t_{PLH} t_{PHL}	-	2.0	-	67	165	-	205	
			4.5	-	20	33	-	41	
			6.0	-	17	28	-	35	
Propagation Delay Time (CLEAR-Q)	t_{PHL}	-	2.0	-	52	135	-	170	
			4.5	-	16	27	-	34	
			6.0	-	14	23	-	29	
Input Capacitance	C_{IN}	-	-	5	10	-	10	pF	
Power Dissipation Capacitance	$C_{PD(1)}$	-	-	35	-	-	-		

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:

$$I_{CC(oper)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4(\text{per Latch})$$

Notes