x11147

011147

# Am54/74157·Am9322

### **Quad Two-Input Multiplexer**

#### Distinctive Characteristics:

aits oits oits

olts

'alts

mA

uΑ

mΑ mΑ mΑ

nit

ns

ns

กร ns

Œ

RO

NC.

lace vale

1086

400 1280

306

- Selects four of eight data inputs with single select line and over-riding enable.
- 100% reliability assurance testing including hightemperature bake, temperature cycling, centrifuge and package hermeticity testing in compliance with MIL STD 883.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Available in highly reliable molded epoxy, hermetic dual-in-line or Hermetic flat package.
- · Electrically tested and optically inspected dice for the assemblers of hybrid products.

#### **FUNCTIONAL DESCRIPTION**

The Am9322 Quad Two-input Multiplexer is the logic implementation of a four-pole two-position switch with the position of the switch set by the logic level supplied to the select input. An active low enable is provided. The logic equations describing the device are given below.


$$Z_b = E (I_{0b}\overline{S} + I_{1b}S)$$
  

$$Z_b = E (I_{0b}\overline{S} + I_{1b}S)$$

$$\begin{split} \mathbf{Z}_{c} &= \mathbf{E} \left( \mathbf{I}_{0c} \mathbf{\widetilde{S}} + \mathbf{I}_{1c} \mathbf{S} \right) \\ \mathbf{Z}_{d} &= \mathbf{E} \left( \mathbf{I}_{0d} \mathbf{\overline{S}} + \mathbf{I}_{1d} \mathbf{S} \right) \end{split}$$


The Am9322 is useful for data bussing and general logic design. Some typical applications are shown in Figures 6 and 7.

#### LOGIC SYMBOL



= PIN 16 GND = PIN 8

#### LOGIC DIAGRAM



#### Am9322 ORDERING INFORMATION


Package

Турв Moided DIP Hermetic DIP Hermetic DIP Hermetic Flat Paro

Temperature Officialion
Range (N Number
0°C to Hos Co 906M932000 9<sub>06М932259Х</sub> 117B932259X U7B932251X U4L932251X UXX9322XXD

Piceris' Note: The dice supplied will contain units which meet both 0°C to +75°C and -55°C to +125°C temperature ranges.

#### CONNECTION DIAGRAM Top View



NOTE: PIN 1 is marked for orientation

MAXIMUM RA	(Above which the useful life may be impaired)	
Storage Temperature		-65°C to +150°
Temperature (Ambient)	Under Bias	-55°C to + 125
Supply Voltage to Grou	nd Potential (Pin 16 to Pin 8) Continuous	-0.5 V to +7
DC Voltage Applied to	Outputs for HIGH Output State	$-0.5 \text{ V to } + V_{CC} m_{\tilde{a}}$
DC Input Voltage	Visit and and an annual contract of the contra	-0.5 V to +5.5
Output Current, Into O	utputs	30 ₽
DC Input Current		-30 mA to +5.0 m

#### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

 $\begin{array}{ll} T_A = 0^{\circ}\text{C to } + 75^{\circ}\text{C} & \text{V}_{CC} = 5.0 \text{ V } \pm 5\% \\ T_A = -55^{\circ}\text{C to } + 125^{\circ}\text{C} & \text{V}_{CC} = 5.0 \text{ V } \pm 10\% \end{array}$ 

arameters	Description	Test Condi	tions	Min.	Typ. (Note 1)	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = MIN., I_{OH}$ $V_{IN} = V_{IH} \text{ or } V_{SL}$	= -0,8 mA	2.4	3.6		Voits
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = MIN., I_{OL}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	= 16.0 mA		0.2	0.4	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs				0.8	Volts
I <sub>IL</sub> (Note 2)	Unit Load Input LOW Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.4 V			-1.0	-1.6	mA
i <sub>th</sub> (Note 2)	Unit Load Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub>	= 2.4 V		4.0	40	μА
	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5 V				1.0	mA
Isc	Output Short Circuit Current	V <sub>CC</sub> = MAX., V <sub>OUT</sub> = 0.0 V		- 30		100	mA
Icc	Power Supply Current	V <sub>CC</sub> = MAX. All inputs and	Am932251X		30	47	mA
		outputs HIGH Am932259X			30	47	mA

Notes: 1) Typical Limits are at V<sub>CC</sub> = 5.0 V, 25°C Ambient and maximum loading.

2) Actual input currents are obtained by multiplying unit load current by input load factor (See Loading Rules).

Am9322 Switching Characteristics (T <sub>A</sub> = +25°C)				Am932251X Am932259X						
Parameters	De	scription	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
t <sub>pd+</sub> (S)	Turn Off Delay	Select Input/Output		8	17	25	8	17	30	ns
t <sub>pd</sub> _(S)	Turn On Delay	Select Input/Output	V <sub>CC</sub> = 5.0 V	10	20	27	10	20	31	ns
t <sub>pd+</sub> (D)	Turn Off Delay	Data Input/Output	C <sub>L</sub> = 15 pF	4	10	17	5	10	22	ns
t <sub>pd</sub> _(D)	Turn On Delay	Data Input/Output		4	11	16	5	11	18	ns
$t_{pd+}(\overline{E})$	Turn Off Delay	Enable Input/Output	(Refer to Figures 1 & 4)	6	12	20	6	12	24	ns
t <sub>pd−</sub> ( <del>E</del> )	Turn On Delay	Enable Input/Output		9	19	23	9	19	26	ns

#### / Switching Characteristics (TA = +25°C)

- meneter	Description	Test Condition	Min.	Тур.	Max.	Units
					14	ns
100	Data to Output		· .		14	
	Strobe to Output	VCC = 5V, CL = 15 pF, RL = 400Ω			20	ns
/bd-	SHODE TO GENERAL				. 23	i
190+	Select to Output				27	ns :
1 40-			1 1		İ	: 1

#### EFINITION OF TERMS

#### MESCRIPT TERMS:

I HiGH, applying to a HIGH-signal level or when used with  $V_{CC}$  adicate HfGH  $V_{CC}$  value.

input.

, LOW, applying to a LOW signal level or when used with  ${
m V}_{CC}$  adicate LOW  ${
m V}_{CC}$  value.

#### ANCTIONAL TERMS:

peOut The logic HIGH or LOW output drive capability in terms winput Unit Loads.

set Unit Load. One T<sup>2</sup>L gate input load. In the HIGH state it is set to  $I_g$  and in the LOW state it is equal to  $I_g$ .

 $\{l_{ij}, l_{ic}, l_{id}\}$  Data inputs One of the two multiplexer data inputs smultiplexers a, b, c or d. i=0,1.

Coulout The logic output of the two input multiplexers.

a.b.c.d

#### PERATIONAL TERMS:

Forward input load current, for unit input load. Refer to Figure 5. Dutput HIGH current, forced out of output in V<sub>OH</sub> test. Refer to here 5.

. Output LOW current, forced into the output in  $\mathbf{V}_{O_k}$  test. Refer bigure 5.

 $\mathbf{I}_{\mathrm{CC}}$  The current drawn by the device with input and output terminals open.

 $I_{\rm IH}$  Reverse input load current with  $V_{\rm crit}$  applied to input. Refer to Figure 5.

Negative Current Current flowing out of the device.

Positive Current Current flowing into the device

VIH Minimum logic HiGH input voltage. Refer to Figure 5.

Vil. Maximum logic LOW input voltage. Refer to Figure 5.

 ${f V}_{\rm OH}$  - Minimum logic HIGH output voltage with output HIGH current  ${f I}_{\rm OH}$  flowing out of output. Refer to Figure 5.

 ${f V}_{OL}$  Maximum logic LOW output voltage with output LOW current  ${f I}_{OL}$  into output. Refer to Figure 5.

**SWITCHING TERMS:** (All switching times are measured at the 1.5 V logic level).

 $\mathbf{t_{pd+}}(\mathbf{D})$  The propagation delay from a Data Input signal transition to the output LOW-HIGH transition. Refer to Figure 1.

 ${\bf t}_{pd}$  (D) The propagation delay from a Data input signal transition to the output HIGH-LOW transition. Refer to Figure 1.

 $t_{pd+}(\vec{E})$  The propagation delay from the Enable Signal transition to the Z<sub>a</sub> output LOW-HIGH transition. Refer to Figure 1.


 $\mathbf{t_{pd}}$  (E) The propagation delay from the Enable Signal transition to the Z, output HIGH-LOW transition. Refer to Figure 1.


 $t_{pd+}(s)$  The propagation delay from the Select Input signal transition to the Z, output LOW-HIGH transition. Refer to Figure 1.


 $t_{pd}$  (S) The propagation delay from the Select Input signal transition to the Z<sub>a</sub> output HIGH-LOW transition. Refer to Figure 1.

# SWITCHING TIME WAVEFORMS $t_{ref}$ $\vec{E}$ to $Z_a$

CONDITIONS







i, io to Z

CONDITIONS

All inputs are outputs of  $TT_{\mu}L$  series gates loaded with 15 pF. All outputs are loaded with the same capacitance (referred to as  $C_1$ ) and only with capacitance.

Figure 1

#### PERFORMANCE CURVES

#### **Input Characteristics**







Figure 2

**Output Characteristics** 

Output Current Versus Output Voltage (Output High)



DELAY

š

TURN

TO Z

S

TURN OFF DELAY TIME

T0 Z, I

Output Current Versus Output Voltage (Output Low)






Figure 3

**Switching Characteristics** 


Turn Off Delay Time Versus Ambient Temperature (S to Z<sub>n</sub>)




Turn On Delay Time Versus Ambient Tempera (S to Z<sub>s</sub>)




Turn Off Delay Time Versus Ambient Temperature (É to Z<sub>s</sub>)



Turn On Delay Time Versus Ambient Temperature (E to Z<sub>s</sub>)



Turn Off Delay Time Versus Ambient Tempera (io. to Z,)



Turn On Delay Time Versus Ambient Temperature (I<sub>ga</sub> to Z<sub>a</sub>)




Figure 4

#### TRUTH TABLE

Enable	Select Input	Data	inputs	Output
E	8	l <sub>ai</sub>	I <sub>ii</sub>	Z,
Н	X	Х	Х	L
L	н	X	L	L
L	н	x	н	н
L	L	L	×	L
Ł	L	н	x	I н

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
I = a, b, c, d

TABLE I

#### MSI INTERFACING RULES

Interfacing Digital Family	Equivalent Input Unit Load HIGH LOW		
Advanced Micro Devices 9300/2500 Series	1	1	
FSC Series 9300	1	1	
TI Series 54/7400	1	1	
Signetics Series 8200	2	2	
National Series DM 75/85	1	1	
DTL Series 930	12	1	

TABLE III

#### Am 9322 LOADING RULES (in unit loads)

		Input	Output Drive		
put/Output	Pin Nos.	Load	HIGH	LOW	
S	1	1		_	
l <sub>De</sub>	2	1	_		
l <sub>ie</sub>	3	1	_	_	
Z,	4		20	10	
lob	5	1			
I <sub>rb</sub>	6	1			
Z <sub>b</sub>	7		20	10	
GND	8				
Z <sub>d</sub>	9		20	10	
l <sub>id</sub>	10	1			
lod	11	1		_	
Z <sub>c</sub>	12		20	10	
l <sub>ic</sub>	13	1			
lac	14	1			
Ē	15	1			
ν <sub>cc</sub>	16				

TABLE II

#### INPUT/OUTPUT INTERFACE CONDITIONS

#### Voltage Interface Conditions --- LOW & HIGH






Figure 5


#### Current Interface Conditions -- LOW



#### **Current Interface Conditions** – HIGH



#### Am9322 APPLICATIONS



#### Dual 10-Input Multiplexer

2-130

Two 10-input Multiplexers are shown above with the select lines common to the two multiplexers. Inputs are selected by an 8421 BCD Address.


## Shift Left, Shift Right, Parailel Load Register

This register will shift left, shift right, and load 4 bits of parallel data according to the operation code applied to A and B.

> California 94086 (408) 732-2400 TWX: 910-339-9280

> > TELEX: 34-6306

Figure 8



Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product (2)




Figure 75. Stop Grant and Stop Clock Modes, Part 2

21850E/0-November 1998

# INIT-Initiated Transition from Protected Mode to Real Mode

INIT is typically asserted in response to a BIOS interrupt that writes to an I/O port. This interrupt is often in response to a Ctrl-Alt-Del keyboard input. The BIOS writes to a port (similar to port 64h in the keyboard controller) that asserts INIT. INIT is also used to support 80286 software that must return to Real mode after accessing extended memory in Protected mode.

The assertion of INIT causes the processor to empty its pipelines, initialize most of its internal state, and branch to address FFFF\_FFF0h—the same instruction execution starting point used after RESET. Unlike RESET, the processor preserves the contents of its caches, the floating-point state, the MMX state, Model-Specific Registers (MSRs), the CD and NW bits of the CR0 register, the time stamp counter, and other specific internal resources.

Figure 76 shows an example in which the operating system writes to an I/O port, causing the system logic to assert INIT. The sampling of INIT asserted starts an extended microcode sequence that terminates with a code fetch from FFFF\_FFFOh, the reset location. INIT is sampled on every clock edge but is not recognized until the next instruction boundary. During an I/O write cycle, it must be sampled asserted a minimum of three clock edges before BRDY# is sampled asserted if it is to be recognized on the boundary between the I/O write instruction and the following instruction. If INIT is asserted synchronously, it can be asserted for a minimum of one clock. If it is asserted asynchronously, it must have been negated for a minimum of two clocks, followed by an assertion of a minimum of two clocks.




Figure 76. INIT-Initiated Transition from Protected Mode to Real Mode

21850E/0-November 1998

# **6** Power-on Configuration and Initialization

On power-on the system logic must reset the AMD-K6-2 processor by asserting the RESET signal. When the processor samples RESET asserted, it immediately flushes and initializes all internal resources and its internal state, including its pipelines and caches, the floating-point state, the MMX and 3DNow! states, and all registers. Then the processor jumps to address FFFF FFF0h to start instruction execution.

# 6.1 Signals Sampled During the Falling Transition of RESET

FLUSH#

FLUSH# is sampled on the falling transition of RESET to determine if the processor begins normal instruction execution or enters Tri-State Test mode. If FLUSH# is High during the falling transition of RESET, the processor unconditionally runs its Built-In Self Test (BIST), performs the normal reset functions, then jumps to address FFFF\_FFF0h to start instruction execution. (See "Built-In Self-Test (BIST)" on page 217 for more details.) If FLUSH# is Low during the falling transition of RESET, the processor enters Tri-State Test mode. (See "Tri-State Test Mode" on page 218 and "FLUSH# (Cache Flush)" on page 103 for more details.)

**BF[2:0]** 

The internal operating frequency of the processor is determined by the state of the bus frequency signals BF[2:0] when they are sampled during the falling transition of RESET. The frequency of the CLK input signal is multiplied internally by a ratio defined by BF[2:0]. (See "BF[2:0] (Bus Frequency)" on page 92 for the processor-clock to bus-clock ratios.)

**BRDYC#** 

BRDYC# is sampled on the falling transition of RESET to configure the drive strength of A[20:3], ADS#, HITM#, and W/R#. If BRDYC# is Low during the fall of RESET, these outputs are configured using higher drive strengths than the standard strength. If BRDYC# is High during the fall of RESET, the standard strength is selected. (See "BRDYC# (Burst Ready Copy)" on page 95 for more details.)

21850E/0-November 1998

# **6.2 RESET Requirements**

During the initial power-on reset of the processor, RESET must remain asserted for a minimum of 1.0 ms after CLK and  $V_{CC}$  reach specification. (See "CLK Switching Characteristics" on page 255 for clock specifications. See "Electrical Data" on page 247 for  $V_{CC}$  specifications.)

During a warm reset while CLK and  $V_{\rm CC}$  are within specification, RESET must remain asserted for a minimum of 15 clocks prior to its negation.

## 6.3 State of Processor After RESET

## **Output Signals**

Table 31 shows the state of all processor outputs and bidirectional signals immediately after RESET is sampled asserted.

**Table 31. Output Signal State After RESET** 

Signal	State	Signal	State
A[31:3], AP	Floating	LOCK#	High
ADS#, ADSC#	High	M/IO#	Low
APCHK#	High	PCD	Low
BE[7:0]#	Floating	PCHK#	High
BREQ	Low	PWT	Low
CACHE#	High	SCYC	Low
D/C#	Low	SMIACT#	High
D[63:0], DP[7:0]	Floating	TDO	Floating
FERR#	High	VCC2DET	Low
HIT#	High	VCC2H/L#	Low
HITM#	High	W/R#	Low
HLDA	Low	_	_

## **Registers**

Table 32 on page 175 shows the state of all architecture registers and Model-Specific Registers (MSRs) after the processor has completed its initialization due to the recognition of the assertion of RESET.