inter_{sil}"

DATASHEET

ACTS245MS

Radiation Hardened Octal Non-Inverting Bidirectional Bus Transceiver

FN3188 Rev 1.00 January 1996

Features

- Devices QML Qualified in Accordance with MIL-PRF-38535
- Detailed Electrical and Screening Requirements are Contained in SMD# 5962-96719 and Intersil' QM Plan
- 1.25 Micron Radiation Hardened SOS CMOS
- Total Dose >300K RAD (Si)
- Single Event Upset (SEU) Immunity: <1 x 10⁻¹⁰ Errors/ Bit/Day (Typ)
- SEU LET Threshold>100 MEV-cm²/mg
- Dose Rate Upset>10¹¹ RAD (Si)/s, 20ns Pulse
- Dose Rate Survivability>10¹² RAD (Si)/s, 20ns Pulse
- Latch-Up Free Under Any Conditions
- Military Temperature Range-55°C to +125°C
- Significant Power Reduction Compared to ALSTTL Logic
- DC Operating Voltage Range 4.5V to 5.5V
- Input Logic Levels
 - VIL = 0.8V Max
 - VIH = VCC/2 Min
- Input Current \leq 1µA at VOL, VOH
- Fast Propagation Delay18ns (Max), 12ns (Typ)

Description


The Intersil ACTS245MS is a Radiation Hardened octal noninverting bidirectional bus transceiver intended for two-way asynchronous communication between data busses.

The ACTS245MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of a radiation hardened, high-speed, CMOS/SOS Logic Family.


The ACTS245MS is supplied in a 20 lead Ceramic Flatpack (K suffix) or a Dual-In-Line Ceramic Package (D suffix).

Pinouts

20 PIN CERAMIC DUAL-IN-LINE, MIL-STD-1835 DESIGNATOR CDIP2-T20, LEAD FINISH C TOP VIEW



20 PIN CERAMIC FLATPACK, MIL-STD-1835 DESIGNATOR CDFP4-F20, LEAD FINISH C TOP VIEW




PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
5962F9671901VRC	-55°C to +125°C	MIL-PRF-38535 Class V	20 Lead SBDIP
5962F9671901VXC	-55°C to +125°C	MIL-PRF-38535 Class V	20 Lead Ceramic Flatpack
ACTS245D/Sample	25°C	Sample	20 Lead SBDIP
ACTS245K/Sample	25°C	Sample	20 Lead Ceramic Flatpack
ACTS245HMSR	25°C	Die	Die

Ordering Information

Functional Diagram

NOTE: (1 of 8)



TRUTH TABLE

INP		
OE	DIR	OPERATION
L	L	B Data to A Bus
L	Н	A Data to B Bus
Н	Х	Isolation

NOTE:

H = High Voltage Level, L = Low Voltage Level, X = Immaterial

© Copyright Intersil Americas LLC 1999. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



Die Characteristics

DIE DIMENSIONS:

96 mils x 117 mils 2.44 x 2.97 mm

METALLIZATION:

Type: AlSi Metal 1 Thickness: 7.125kÅ ±1.125kÅ Metal 2 Thickness: 9kÅ ±1kÅ

GLASSIVATION:

Type: SiO₂ Thickness: 8kÅ ±1kÅ


WORST CASE CURRENT DENSITY:

<2.0 x 10⁵A/cm²

BOND PAD SIZE:

 $\begin{array}{l} 110 \mu m \; x \; 110 \mu m \\ 4.4 \; \text{mils} \; x \; 4.4 \; \text{mils} \end{array}$

Metallization Mask Layout



intersil