



MOTOROLA

4-Bit D-Type Register With 3-State Outputs


ELECTRICALLY TESTED PER:

MPG54LS173

The 54LS173 is a high-speed 4-bit Register featuring 3-state outputs for use in bus-organized systems. The clock is fully edge-triggered allowing either a load from the D inputs or a hold (retain register contents) depending on the state of the Input Enable lines (\bar{IE}_1 , \bar{IE}_2). A HIGH on either Output Enable line (\bar{OE}_1 , \bar{OE}_2) brings the output to a high impedance state without affecting the actual register contents. A HIGH on the Master Reset (MR) input resets the Register regardless of the state of the clock (CP), the Output Enable (\bar{OE}_1 , \bar{OE}_2) or the Input Enable (\bar{IE}_1 , \bar{IE}_2) lines.

- Fully Edge-Triggered
- 3-State Outputs
- Gated Input and Output Enables
- Input Clamp Diodes Limit High-Speed Termination Effects

TEST CIRCUIT AND WAVEFORM



NOTES:

1. The Input pulse generator has the following characteristics: $V_{gen} = 3.0\text{ V}$, $t_f \leq 6.0\text{ ns}$ between 0.7 V and 2.7 V, $t_f \leq 6.0\text{ ns}$ between 0.7 V and 2.7 V, $PRR \leq 1.0\text{ MHz}$, and $Z_{OUT} \approx 50\text{ \Omega}$.
2. Clear input pulse characteristics are as follows: $t_p(CL\bar{R}) = 20\text{ ns}$.
3. Clock input pulse characteristics are as follows: $t_p(CLOCK) = 20\text{ ns}$.
4. Data input pulse characteristics are as follows: $t_{setup} = 17\text{ ns}$, $t_{hold} = 5.0\text{ ns}$.
5. $R_1 = 2.4\text{ k}\Omega \pm 5.0\%$, $R_L = 110\Omega \pm 5.0\%$.

Military 54LS173



AVAILABLE AS:

- 1) JAN: N/A
- 2) SMD: N/A
- 3) 883: 54LS173/BXAJC

X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: E
CERFLAT: F
LCC: 2

THE LETTER "M" APPEARS BEFORE THE / ON LCC.

PIN ASSIGNMENTS

FUNCT.	DIL 620-09	FLATS 650-05	LCC 756A-02	BURN-IN (COND. A)
\bar{OE}_1	1	1	2	GND
\bar{OE}_2	2	2	3	GND
Q_0	3	3	4	OPEN
Q_1	4	4	5	OPEN
Q_2	5	5	7	OPEN
Q_3	6	6	8	OPEN
CP	7	7	9	VCC
GND	8	8	10	GND
\bar{IE}_1	9	9	12	VCC
\bar{IE}_2	10	10	13	VCC
D_3	11	11	14	VCC
D_2	12	12	15	VCC
D_1	13	13	17	VCC
D_0	14	14	18	VCC
MR	15	15	19	VCC
VCC	16	16	20	VCC


BURN-IN CONDITIONS:

$V_{CC} = 5.0\text{ V MIN}/6.0\text{ V MAX}$

6. $C_L = 50\text{ pF} \pm 10\%$, including scope probe, wiring and stray capacitance without package in test fixture.
7. All diodes are 1N3064 or equivalent.
8. The diode and resistor shown within the dotted area are optional. When the diode and resistor are used, V_{BIAS} shall be 5.5 V for all test except for t_{PHZ} ; for t_{PHZ} test, V_{BIAS} shall be -0.6 V.
9. Voltage values are with respect to ground terminal.
10. Terminal conditions (pins not designed may be high $\geq 2.0\text{ V}$, low $\leq 0.7\text{ V}$, or open).

5

LOGIC DIAGRAM



5



TRUTH TABLE					
MR	CP	\bar{IE}_1	\bar{IE}_2	D_n	D_n
H	X	X	X	X	L
L	L	X	X	X	Q_n
L	—	H	X	X	Q_n
L	—	X	H	X	Q_n
L	—	L	L	L	L
L	—	L	L	H	H

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

When either \bar{OE}_1 , or \bar{OE}_2 are HIGH, the output is in the off state (High Impedance); however this does not affect the contents or sequential operation of the register.


CLOCK TO Q OUTPUTS**TRI-STATE SWITCHING**

5



Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)		
	Static Parameters:	+ 25°C		+ 125°C		- 55°C					
		Subgroup 1		Subgroup 2		Subgroup 3					
		Min	Max	Min	Max	Min	Max				
V _{OH}	Logical "1" Output Voltage	2.4		2.4		2.4		V	V _{CC} = 4.5 V, I _{OH} = - 1.0 mA, V _{IN} = 2.0 V, CP = (See Note 1), I _E = 0.7 V, MR & \bar{OE} = GND.		
V _{OL}	Logical "0" Output Voltage		0.4		0.4		0.4	V	V _{CC} = 4.5 V, I _{OL} = 12 mA, V _{IN} = 0.7 V, CP = (See Note 1), MR & \bar{OE} = GND.		
V _{IC}	Input Clamping Voltage		- 1.5					V	V _{CC} = 4.5 V, I _{IN} = - 18 mA, other inputs are open, I _E = (- 18 mA) or GND.		
I _{IH}	Logical "1" Input Current		20		20		20	μ A	V _{CC} = 5.5 V, V _{IH} = 2.7 V, other inputs are open, I _E = (2.7 V) or GND.		
I _{IHH}	Logical "1" Input Current		100		100		100	μ A	V _{CC} = 5.5 V, V _{IHH} = 5.5 V, other inputs are open, I _E = (5.5 V) or GND.		
I _{IL}	Logical "0" Input Current		- 400		- 400		- 400	μ A	V _{CC} = 5.5 V, V _{IN} = 0.4 V, I _E = (0.4 V) or GND, other inputs are open.		
I _{OZH}	Output Off Current High		20		20		20	mA	V _{CC} = 5.5 V, V _{IN(MR)} = 4.5 V, \bar{OE}_1 = 2.0 V, \bar{OE}_2 = GND, V _{OUT} = 2.7 V, other inputs are open.		
I _{OZL}	Output Off Current Low		- 20		- 20		- 20	mA	V _{CC} = 5.5 V, V _{IN} = 4.5 V, MR = GND, CP = (See Note 1), V _{OUT} = 0.7V, \bar{OE}_1 = 2.0 V, other inputs are GND.		
I _{OS}	Short Circuit Output Current	- 30	- 130	- 30	- 130	- 30	- 130	mA	V _{CC} = 5.5 V, V _{IN} = 4.5 V, V _{OUT} = GND, CP (See Note 2), other inputs are GND.		
I _{CC}	Power Supply Current Off		30		30		30	mA	V _{CC} = 5.5 V, V _{IN} = 4.5 V, MR = (See Note 2), other inputs are GND.		
V _{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.		
V _{IL}	Logical "0" Input Voltage		0.7		0.7		0.7	V	V _{CC} = 4.5 V.		
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V _{CC} = 4.5 V, (Repeat at) V_{CC} = 5.5 V. V _{INL} = 0.4 V, and V _{INH} = 2.4 V.		

NOTE:

1.  4.5 V
0.0 V
2.  4.5 V
0.0 V

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)		
		+ 25°C		+ 125°C		- 55°C					
		Subgroup 9		Subgroup 10		Subgroup 11					
		Min	Max	Min	Max	Min	Max				
tPHL1 tPHL1	Propagation Delay /Data-Output MR to Output	2.0 —	30 35	2.0 —	40 44	2.0 —	40 44	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = 2.4 kΩ, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω.		
tPHL2 tPHL2	Propagation Delay /Data-Output CP to Output	2.0 —	35 30	2.0 —	45 38	2.0 —	45 38	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = 2.4 kΩ, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω.		
tPLH2 tPLH2	Propagation Delay /Data-Output CP to Output	2.0 —	25 25	2.0 —	35 30	2.0 —	35 30	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = 2.4 kΩ, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω.		
tPZH tPZH	Propagation Delay Output Enable Time	2.0 —	23 23	2.0 —	33 28	2.0 —	33 28	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = 2.4 kΩ, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω.		
tPZL tPZL	Propagation Delay Output Enable Time	2.0 —	27 27	2.0 —	37 32	2.0 —	37 32	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = 2.4 kΩ, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω.		
tPHZ tPHZ	Propagation Delay Output Disable Time	2.0 —	30 17	2.0 —	40 35	2.0 —	40 35	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = 2.4 kΩ, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω.		
tPLZ tPLZ	Propagation Delay Output Disable Time	2.0 —	22 17	2.0 —	32 27	2.0 —	32 27	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = 2.4 kΩ, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω.		
f _{MAX}	Maximum Clock Frequency	25 30		20 —		20 —		MHz	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = 2.4 kΩ, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω.		