

T-46-07-11


**MOTOROLA
SEMICONDUCTOR**
 TECHNICAL DATA

**Octal D Flip-Flop with
Common Clock and Reset
High-Performance Silicon-Gate CMOS**

The MC54/74HC273A is identical in pinout to the LS273. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


This device consists of eight D flip-flops with common Clock and Reset inputs. Each flip-flop is loaded with a low-to-high transition of the Clock input. Reset is asynchronous and active low.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μ A
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 264 FETs or 66 Equivalent Gates



Design Criteria	Value	Unit
Internal Gate Count *	66	ea
Internal Gate Propagation Delay	1.5	ns
Internal Gate Power Dissipation	5.0	μ W
Speed Power Product	.0075	pJ

*Equivalent to a two-input NAND gate.

MC54/74HC273A

ORDERING INFORMATION

MC74HCXXAN Plastic
MC54HCXXAJ Ceramic
MC74HCXXADW SOIC

PIN ASSIGNMENT	
1	Reset
2	V _{CC}
3	Q0
4	Q7
5	Q1
6	D7
7	D0
8	D1
9	Q2
10	Q3
11	Clock
12	Q4
13	D6
14	D5
15	Q5
16	D4
17	D3
18	Q6
19	Q0
20	GND

FUNCTION TABLE				
Reset	Clock	Inputs		Output
		D	Q	
L	X	X	L	
H	/	H	H	
H	/	L	L	
H	L	X	no change	
H	/	X	no change	

MAXIMUM RATINGS*				
Symbol	Parameter	Value	Unit	
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V	
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V	
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V	
I _{in}	DC Input Current, per Pin	±20	mA	
I _{out}	DC Output Current, per Pin	±35	mA	
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±75	mA	
P _D	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package‡	750 500	mW	
T _{stg}	Storage Temperature	-65 to +150	°C	
T _L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this hi-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND ≤ (V_{in} or V_{out}) ≤ V_{CC}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating – Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS						
Symbol	Parameter	Min	Max	Unit		
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V		
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V		
T _A	Operating Temperature, All Package Types	-55	+125	°C		
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	1000 500 400	ns	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V _{CC} V	Guaranteed Limit			Unit
				25°C to -55°C	≤ 85°C	≤ 125°C	
V _{IH}	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} - 0.1 V I _{out} ≤ 20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} - 0.1 V I _{out} ≤ 20 μA	2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V
V _{OH}	Minimum High-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{out} ≤ 20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{in} = V _{IH} or V _{IL} I _{out} ≤ 4.0 mA I _{out} ≤ 5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V _{OL}	Maximum Low-Level Output Voltage	V _{out} = 0.1 V or V _{CC} - 0.1 V I _{out} ≤ 20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		V _{in} = V _{IH} or V _{IL} I _{out} ≤ 4.0 mA I _{out} ≤ 5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
I _{in}	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μA
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA	6.0	4.0	40	160	μA

NOTE: Information on typical parametric values can be found in Chapter 4.

MC54/74HC273A

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6.0 \text{ ns}$)

Symbol	Parameter	V _{CC} Volts	Guaranteed Limit			Unit
			25°C to -55°C	≤ 85°C	≤ 125°C	
f_{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	5.0 24 28	4.0 20 24	MHz
t_{PLH} t_{PHL}	Maximum Propagation Delay, Clock to Q (Figures 1 and 4)	2.0 4.5 6.0	145 29 25	180 36 31	220 44 38	ns
t_{PHL}	Maximum Propagation Delay, Reset to Q (Figures 2 and 4)	2.0 4.5 6.0	145 29 25	180 36 31	220 44 38	ns
t_{TLL} t_{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns

C_{in}	Maximum Input Capacitance	10	10	10	pF
CPD	Power Dissipation Capacitance (Per Enabled Output) Used to determine the no-load dynamic power consumption: $P_D = CPD V_{CC}^{2f} + I_{CC} V_{CC}$	Typical @ 25°C, V _{CC} = 5.0 V			
		48			

TIMING REQUIREMENTS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6.0 \text{ ns}$)

Symbol	Parameter	Fig.	V _{CC} Volts	Guaranteed Limit				Unit		
				25°C to -55°C		≤ 85°C				
				Min	Max	Min	Max			
t_{su}	Minimum Setup Time, Data to Clock	3	2.0 4.5 6.0	60 12 10		75 15 13		90 18 15	ns	
t_h	Minimum Hold Time, Clock to Data	3	2.0 4.5 6.0	3.0 3.0 3.0		3.0 3.0 3.0		3.0 3.0 3.0	ns	
t_{rec}	Minimum Recovery Time, Reset Inactive to Clock	2	2.0 4.5 6.0	5.0 5.0 5.0		5.0 5.0 5.0		5.0 5.0 5.0	ns	
t_w	Minimum Pulse Width, Clock	1	2.0 4.5 6.0	60 12 10		75 15 13		90 18 15	ns	
t_w	Minimum Pulse Width, Reset	2	2.0 4.5 6.0	60 12 10		75 15 13		90 18 15	ns	
t_r, t_f	Maximum Input Rise and Fall Times	1	2.0 4.5 6.0		1000 500 400		1000 500 400		1000 500 400	ns

SWITCHING WAVEFORMS




Figure 1.




Figure 2.






Figure 3.

EXPANDED LOGIC DIAGRAM



* Includes all probe and jig capacitance

Figure 4. Test Circuit