National Semiconductor

# 54ACTQ/74ACTQ827 Quiet Series 10-Bit Buffer/Line Driver with TRI-STATE® Outputs

#### **General Description**


The 'ACTQ827 10-bit bus buffer provides high performance bus interface buffering for wide data/address paths or buses carrying parity. The 10-bit buffers have NOR output enables for maximum control flexibility. The 'ACTQ827 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ feature GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

#### Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of package allow easy interface with microprocessors

March 1993


- Improved latch-up immunity
- Outputs source/sink 24 mA
- Functionally and pin-compatible to AMD's AM29827
- 'ACTQ827 has TTL-compatible inputs
- 4 kV minimum ESD immunity
- Standard Military Drawing (SMD)
- 'ACTQ827: 5962-92199



©1995 National Semiconductor Corporation TL/F/10687

RRD-B30M75/Printed in U. S. A.

54ACTQ/74ACTQ827 Quiet Series 10-Bit Buffer/Line Driver with TRI-STATE Outputs



### Absolute Maximum Rating (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	-20 mA
$V_{I} = V_{CC} + 0.5V$	+ 20 mA
DC Input Voltage (VI)	$-0.5V$ to $V_{\mbox{CC}}$ $+$ 0.5V
DC Output Diode Current (IOK)	
$V_{O} = -0.5V$	-20 mA
$V_{O} = V_{CC} + 0.5V$	+ 20 mA
DC Output Voltage (V <sub>O</sub> )	$-0.5V$ to $V_{\mbox{CC}}$ $+$ 0.5V
DC Output Source	
or Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	$\pm$ 50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
DC Latch-Up Source	
or Sink Current	$\pm$ 300 mA
Junction Temperature (T <sub>J</sub> )	
CDIP	175°C
PDIP	140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )						
'ACTQ	4.5V to 5.5V					
Input Voltage (VI)	0V to V <sub>CC</sub>					
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>					
Operating Temperature (T <sub>A</sub> )						
74ACTQ	-40°C to +85°C					
54ACTQ	-55°C to +125°C					
Minimum Input Edge Rate ΔV/Δt						
'ACTQ Devices						
V <sub>IN</sub> from 0.8V to 2.0V						
V <sub>CC</sub> @ 4.5V, 5.5V	125 mV/ns					
Note: All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from $-40^\circ$ C to $+125^\circ$ C.						

# DC Electrical Characteristics for 'ACTQ Family Devices

			74A	CTQ	54ACTQ	74ACTQ		
Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = −55°C to +125°C	T <sub>A</sub> = −40°C to +85°C	Units	Conditions
			Тур		Guaranteed Limits			
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8	v	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	v	$I_{OUT} = -50 \ \mu A$
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	v	$V_{\rm IN} = V_{\rm IL} \text{ or } V_{\rm I}$ $-24 \text{ m}.$ $-24 \text{ m}.$
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	v	$I_{OUT} = 50 \ \mu A$
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	v	$V_{\rm IN} = V_{\rm IL} \text{ or } V_{\rm II}$ $V_{\rm IOL} = V_{\rm IL} \text{ or } V_{\rm II}$ $V_{\rm IOL} = V_{\rm IL} \text{ or } V_{\rm II}$
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	μA	$V_{I} = V_{CC}, GND$
I <sub>OZ</sub>	Maximum TRI-STATE® Current	5.5		±0.5	±10.0	±5.0	μΑ	$V_{I} = V_{IL}, V_{IH}$ $V_{O} = V_{CC}, GNE$
Ісст	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.6	1.5	mA	$V_{I} = V_{CC} - 2.1$

			74ACTQ		54ACTQ	74ACTQ	Units	
Symbol	Parameter	V <sub>CC</sub> (V)	<b>TA</b> =	$\mathbf{T}_{\mathbf{A}} = +25^{\circ}\mathbf{C} \qquad \mathbf{T}_{\mathbf{A}} = -55^{\circ}\mathbf{C} \text{ to } + -55^{\circ}\mathbf{C} $		T <sub>A</sub> = −40°C to +85°C		Conditions
			Тур		Guaranteed Limits			
I <sub>OLD</sub>	†Minimum Dynamic	5.5			50	75	mA	$V_{OLD} = 1.65V Max$
I <sub>OHD</sub>	Output Current	5.5			-50	-75	mA	$V_{OHD} = 3.85V$ Min
ICC	Maximum Quiescent Supply Current	5.5		8.0	160.0	80.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 1)
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	1.1	1.6V			v	<i>Figures 2-12, 13</i> (Notes 2, 3)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.6	-1.3			v	<i>Figures 2-12, 13</i> (Notes 2, 3)
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage	5.0	1.9	2.0			v	(Notes 2, 4)
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	5.0	1.2	0.8			v	(Notes 2, 4)

 $\dagger \text{Maximum}$  test duration 2.0 ms, one output loaded at a time.

Note 1:  $I_{CC}$  for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

Note 2: Plastic DIP package.

Note 3: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 4: Max number of data inputs (n-1) inputs switching 0V to 3V ('ACTQ). Input-under-test switching: 3V to threshold (V<sub>ILD</sub>), 0V to threshold. (V<sub>IHD</sub>), f = 1 MHz.

# **AC Electrical Characteristics**

Symbol Parameter		V <sub>CC</sub> * (V)			$54ACTQ$ $T_{A} = -55^{\circ}C$ $to + 125^{\circ}C$ $C_{L} = 50 \text{ pF}$		$74ACTQ$ $T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		Units	
			Min	Тур	Мах	Min	Мах	Min	Мах	
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Data to Output	5.0	2.5	5.6	8.0	2.0	9.5	2.5	9.0	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	5.0	3.0	7.1	10.0	2.0	12.5	3.0	11.0	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	5.0	1.0	5.8	8.0	1.0	9.0	1.0	8.5	ns
t <sub>OSHL</sub> , t <sub>OSLH</sub>	Output to Output Skew** Data to Output	5.0		0.5	1.5				1.5	ns

\*Voltage Range 5.0 is 5.0V  $\pm 0.5$ V.

\*\*Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design. Not tested.

#### Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	$V_{CC} = OPEN$
C <sub>PD</sub>	Power Dissipation Capacitance	82	pF	$V_{CC} = 5.0V$

#### **FACT Noise Characteristics**


The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

- Equipment:
- Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture Tektronics Model 7854 Oscilloscope

Procedure:

Flocedule.

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500  $\!\Omega.$
- 2. Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- 4. Set  $V_{CC}$  to 5.0V.
- Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.



#### FIGURE 1. Quiet Output Noise Voltage Waveforms


Note A: V<sub>OHV</sub> and V<sub>OLP</sub> are measured with respect to ground reference. Note B: Input pulses have the following characteristics: f = 1 MHz, t<sub>f</sub> = 3 ns, t\_{f} = 3  Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.


V<sub>OLP</sub>/V<sub>OLV</sub> and V<sub>OHP</sub>/V<sub>OHV</sub>:


- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the HL transition. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the LH transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.


V<sub>ILD</sub> and V<sub>IHD</sub>:


- Monitor one of the switching outputs using a 50  $\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next increase the input HIGH voltage level on the word generator, V<sub>IH</sub> until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.