

# UC1842/3/4/5 UC2842/3/4/5 UC3842/3/4/5

SLUS223B-APRIL 1997-REVISED JANUARY 2007

# CURRENT MODE PWM CONTROLLER

# FEATURES

- Optimized For Off-line and DC-to-DC Converters
- Low Start-Up Current (<1 mA)
- Automatic Feed Forward Compensation
- Pulse-by-Pulse Current Limiting
- Enhanced Load Response Characteristics
- Under-Voltage Lockout With Hysteresis
- Double Pulse Suppression
- High Current Totem Pole Output
- Internally Trimmed Bandgap Reference
- 500-kHz Operation
- Low R<sub>o</sub> Error Amp

# DESCRIPTION

The UC1842/3/4/5 family of control devices provides the necessary features to implement off-line or dc-to-dc fixed frequency current mode control schemes with a minimal external parts count. Internally implemented circuits include under-voltage lockout featuring start up current less than 1 mA, a precision reference trimmed for accuracy at the error amp input, logic to insure latched operation, a PWM comparator which also provides current limit control, and a totem pole output stage designed to source or sink high peak current. The output stage, suitable for driving N-Channel MOSFETs, is low in the off state.

Differences between members of this family are the under-voltage lockout thresholds and maximum duty cycle ranges. The UC1842 and UC1844 have UVLO thresholds of 16  $V_{ON}$  and 10  $V_{OFF}$ , ideally suited to off-line applications. The corresponding thresholds for the UC1843 and UC1845 are 8.4 V and 7.6 V. The UC1842 and UC1843 can operate to duty cycles approaching 100%. A range of zero to 50% is obtained by the UC1844 and UC1845 by the addition of an internal toggle flip flop which blanks the output off every other clock cycle.



**BLOCK DIAGRAM** 

Note 1: A/B A = DIL-8 Pin Number. B = SO-14 and CFP-14 Pin Number. Note 2: Toggle flip flop used only in 1844 and 1845.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Æ.

SLUS223B-APRIL 1997-REVISED JANUARY 2007



#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

		UNIT
Supply voltage	Low impedance source	30 V
Supply voltage	I <sub>CC</sub> < 30 mA	Self Limiting
Output current		±1 A
Output energy (capacitive load)		5 μJ
Analog inputs (Pins 2, 3)		–0.3 V to 6.3 V
Error amp output sink current		10 mA
	T <sub>A</sub> ≤ 25°C (DIL-8)	1 W
Power dissipation	$T_A \le 25^{\circ}C$ (SOIC-14)	725 mW
	$T_A \le 25^{\circ}C$ (SOIC-8)	650 mW
Storage temperature range		–65°C to 150°C
Junction temperature range		–55°C to 150°C
Lead temperature (soldering, 10 seconds)		300°C

(1) All voltages are with respect to Pin 5. All currents are positive into the specified terminal. Consult Packaging Section of Databook for thermal limitations and considerations of packages.



#### **CONNECTION DIAGRAMS**

NC - No internal connection

# THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

PACKAGE	θ <sub>JC</sub>	$\theta_{JA}$			
DIL-8	J	28 <sup>(1)</sup>	125-160		
	Ν	25	110 <sup>(2)</sup>		
SOIC-8	D8	42	84-160 <sup>(2)</sup>		
SOIC-14	D14	35	50-120 <sup>(2)</sup>		
CFP-14	W	5.49°C/W	175.4C/W		
PLCC-20	Q	34	43-75 <sup>(2)</sup>		

(1)  $\theta_{JC}$  data values stated were derived from MIL-STD-1835B.

(2) Specified θ<sub>JA</sub> (junction to ambient) is for devices mounted to 5 in<sup>2</sup> FR4 PC board with one ounce copper where noted. When resistance range is given, lower values are for 5 in<sup>2</sup>. Test PWB was 0.062 in thick and typically used 0.635-mm trace widths for power packages and 1.3-mm trace widths for non-power packages with 100 x 100-mil probe land area at the end of each trace.

#### **DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR	T <sub>A</sub> ≤ 70°C	T <sub>A</sub> ≤ 85°CPO	T <sub>A</sub> ≤ 125°C
	POWER RATING	ABOVE T <sub>A</sub> ≤ 25°C	POWER RATING	WER RATING	POWER RATING
W	700 mW	5.5 mW/°C	452 mW	370 mW	150 mW

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise stated, these specifications apply for  $-55^{\circ}C \le T_A \le 125^{\circ}C$  for the UC184X;  $-40^{\circ}C \le T_A \le 85^{\circ}C$  for the UC284X;  $0^{\circ}C \le T_A \le 70^{\circ}C$  for the 384X;  $V_{CC} = 15 V^{(1)}$ ;  $R_T = 10 k\Omega$ ;  $C_T = 3.3 nF$ ,  $T_A = T_J$ .

PARAMETER	TEST CONDITIONS	UC1842/3/4/5 UC2842/3/4/5			UC3842/3/4/5			UNIT
		MIN	ТҮР	MAX	MIN	TYP	MAX	
REFERENCE SECTION								
Output Voltage	$T_J = 25^{\circ}C, I_O = 1 \text{ mA}$	4.95	5.00	5.05	4.90	5.00	5.10	V
Line Regulation	$12 \le V_{IN} \le 25 V$		6	20		6	20	mV
Load Regulation	$1 \leq I_0 \leq 20 \text{ mA}$		6	25		6	25	mV
Temp. Stability	See (2)(3)		0.2	0.4		0.2	0.4	mV/°C
Total Output Variation	Line, load, tempature (2)	4.9		5.1	4.82		5.18	V
Output Noise Voltage	10 Hz≤ f ≤ 10 kHz, $T_J$ = 25°C <sup>(2)</sup>		50			50		μV
Long Term Stability	$T_A = 125^{\circ}C$ , 1000 Hrs <sup>(2)</sup>		5	25		5	25	mV
Output Short Circuit		-30	-100	-180	-30	-100	-180	mA
OSCILLATOR SECTION								
Initial Accuracy	$T_{J} = 25^{\circ}C^{(4)}$	47	52	57	47	52	57	kHz
Voltage Stability	$12 \le V_{CC} \le 25 V$		0.2%	1%		0.2%	1%	
Temp. Stability	$T_{MIN} \leq T_A \leq T_{MAX}^{(2)}$		5%			5%		
Amplitude	V <sub>PIN</sub> 4 peak-to-peak <sup>(2)</sup>		1.7			1.7		V

(1) Adjust  $V_{CC}$  above the start threshold before setting at 15 V.

(2) These parameters, although specified, are not 100% tested in production.

(3) Temperature stability, sometimes referred to as average temperature coefficient, is described by the equation:

Temp Stability =  $\frac{V_{REF}(max) - VREF(min)}{T_{REF}(max) - VREF(min)}$ 

 $\frac{1}{TJ(max) - TJ(min)} V_{REF(max)} \text{ and } V_{REF(min)} \text{ are the maximum and minimum reference voltages measured over the appropriate temperature range. Note that the extremes in voltage do not necessarily occur at the extremes in temperature.}$ 

(4) Output frequency equals oscillator frequency for the UC1842 and UC1843. Output frequency is one half oscillator frequency for the UC1844 and UC1845. SLUS223B-APRIL 1997-REVISED JANUARY 2007



#### **ELECTRICAL CHARACTERISTICS (continued)**

Unless otherwise stated, these specifications apply for –55°C  $\leq$  T<sub>A</sub> $\leq$  125°C for the UC184X; –40°C  $\leq$  T<sub>A</sub> $\leq$  85°C for the UC284X; 0°C  $\leq$  T<sub>A</sub> $\leq$  70°C for the 384X; V<sub>CC</sub> = 15 V; R<sub>T</sub> = 10 kΩ; C<sub>T</sub> = 3.3 nF, T<sub>A</sub> = T<sub>J</sub>.

PARAMETER	TEST CONDITIONS	UC UC	UC1842/3/4/5 UC2842/3/4/5			UC3842/3/4/5		
		MIN	TYP	MAX	MIN	TYP	MAX	-
ERROR AMP SECTION								
Input Voltage	V <sub>PIN 1</sub> = 2.5 V	2.45	2.50	2.55	2.42	2.50	2.58	V
Input Bias Current			-0.3	-1		-0.3	-2	μA
A <sub>VOL</sub>	$2 \le V_0 \le 4 V$	65	90		65	90		dB
Unity Gain Bandwidth	$T_{\rm J} = 25^{\circ}C^{(5)}$	0.7	1		0.7	1		MHz
PSRR	$12 \le V_{CC} \le 25 V$	60	70		60	70		dB
Output Sink Current	$V_{PIN 2} = 2.7 \text{ V}, V_{PIN 1} = 1.1 \text{ V}$	2	6		2	6		mA
Output Source Current	V <sub>PIN 2</sub> = 2.3 V, V <sub>PIN 1</sub> = 5 V	-0.5	-0.8		-0.5	-0.8		mA
V <sub>OUT</sub> High	$V_{\text{PIN 2}}$ = 2.3 V, $R_{\text{L}}$ = 15 k $\Omega$ to ground	5	6		5	6		V
V <sub>OUT</sub> Low	$V_{\text{PIN 2}}$ = 2.7 V, $R_{\text{L}}$ = 15 k $\Omega$ to Pin 8		0.7	1.1		0.7	1.1	V
CURRENT SENSE SECTION								
Gain	See (6)(7)	2.85	3	3.15	2.85	3	3.15	V/V
Maximum Input Signal	$V_{PIN 1} = 5 V ^{(6)}$	0.9	1	1.1	0.9	1	1.1	V
PSRR	$12 \le V_{CC} \le 25 \ V \ ^{(5)} {}^{(6)}$		70			70		dB
Input Bias Current			-2	-10		-2	-10	μA
Delay to Output	$V_{PIN 3} = 0 V \text{ to } 2 V$ (5)		150	300		150	300	ns
OUTPUT SECTION		i						
Output Low Level	I <sub>SINK</sub> = 20 mA		0.1	0.4		0.1	0.4	V
	I <sub>SINK</sub> = 200 mA		1.5	2.2		1.5	2.2	V
Output High Level	I <sub>SOURCE</sub> = 20 mA	13	13.5		13	13.5		V
	I <sub>SOURCE</sub> = 200 mA	12	13.5		12	13.5	V	
Rise Time	$T_J = 25^{\circ}C, C_L = 1 \text{ nF}^{(5)}$		50	150		50	150	ns
Fall Time	$T_J = 25^{\circ}C, \ C_L = 1nF^{(5)}$		50	150		50	150	ns
UNDER-VOLTAGE LOCKOUT	SECTION							
Start Thrashold	X842/4	15	16	17	14.5	16	17.5	V
	X843/5	7.8	8.4	9.0	7.8	8.4	9.0	V
Min. Operating Voltage After	X842/4	9	10	11	8.5	10	11.5	V
Turn On	X843/5	7.0	7.6	8.2	7.0	7.6	8.2	V
PWM SECTION								
Maximum Duty Cycle	X842/3	95%	97%	100%	95%	97%	100%	
	X844/5	46%	48%	50%	47%	48%	50%	
				0%			0%	
TOTAL STANDBY CURRENT		- i						
Start-Up Current			0.5	1		0.5	1	mA
Operating Supply Current	$V_{\text{PIN 2}} = V_{\text{PIN 3}} = 0 \text{ V}$		11	17		11	17	mA
V <sub>CC</sub> Zener Voltager	$l_{cc} = 25 \text{ mA}$	30	34		30	34		V

These parameters, although specified, are not 100% tested in production. (5)

(6) Parameter measured at trip point of latch with  $V_{PIN 2} = 0$ .

(7) Gain defined as: 
$$A = \frac{\Delta VPIN 1}{\Delta VPIN 3}, 0 \le VPIN 3 \le 0.8 V$$



## ERROR AMP CONFIGURATION

Error amp can source or sink up to 0.5 mA.



### UNDER-VOLTAGE LOCKOUT

During under-voltage lock-out, the output drive is biased to sink minor amounts of current. Pin 6 should be shunted to ground with a bleeder resistor to prevent activating the power switch with extraneous leakage currents.



# **CURRENT SENSE CIRCUIT**

A small RC filter may be required to suppress switch transients.



Texas STRUMENTS www.ti.com

SLUS223B-APRIL 1997-REVISED JANUARY 2007

#### **OSCILLATOR SECTION**



## **OUTPUT SATURATION CHARACTERISTICS**



# ERROR AMPLIFIER OPEN-LOOP FREQUENCY RESPONSE



# **OPEN-LOOP LABORATORY FIXTURE**

High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypas capacitors should be conected close to pin 5 in a single point ground. The transistor and 5k potentiometer are used to sample the oscillator waveform and apply an adjustable ramp to pin 3.



## SHUTDOWN TECHNIQUES

Shutdown of the UC1842 can be accomplished by two methods; either raise pin 3 above 1 V or pull pin 1 below a voltage two diode drops above ground. Either method causses the output of the PWM comparator to be high (refer to block diagram). The PWM latch is reset dominant so that the output will remain low until the next clock cycle after the shutdown condition at pin 1 and/or 3 is removed. In one example, an externally latched shutdown may be accomplished by adding an SCR which will be reset by cycling  $V_{CC}$  below the lower UVLO threshold. At this pint the reference turns off, allowing the SCR to reset.



SLUS223B-APRIL 1997-REVISED JANUARY 2007



**OFFLINE FLYBACK REGULATOR** 



#### **Power Supply Specifications**

- 1. Input Voltages
- a. 5VAC to 130VA (50 Hz/60 Hz)
- 2. Line Isolation: 3750 V
- 3. Switchng Frequency: 40 kHz
- 4. Efficiency at Full Load 70%
- 5. Output Voltage:
- a. +5 V, ±5%; 1A to 4A load Ripple voltage: 50 mV P-P Max
- b. +12 V, ±3%; 0.1A to 0.3A load
  Ripple voltage: 100 mV P-P Max
- c. -12 V, ±3%; 0.1A to 0.3A load Ripple voltage: 100 mV P-P Max

## **SLOPE COMPENSATION**

A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycles over 50%.

