




# SP6691

## Micro Power Boost Regulator Series White LED Driver

### FEATURES

- Drives up to 6 LEDs @ 25mA
- Drives up to 8 LEDs @ 20mA
- High Output Voltage: Up to 30V
- Optimized for Single Supply, 2.7V - 4.2V Applications
- Operates Down to 1V
- High Efficiency: Greater Than 75%
- Low Quiescent Current: 20 $\mu$ A
- Ultra Low Shutdown Current: 10nA
- Single Battery Cell Operation
- Programmable Output Voltage
- 1 $\Omega$  switch (350mV at 350mA)
- Lead Free, RoHS Compliant Packages: 8 Pin DFN, 5 Pin TSOT or 5 Pin SOT23




### APPLICATIONS

- White LED Driver
- High Voltage Bias
- Digital Cameras
- Cell Phone
- Battery Backup
- Handheld Computers

### DESCRIPTION

The SP6691 is a micro power boost regulator that is specifically designed for powering series configuration white LED. The part utilizes fixed off time architecture and consumes only 10nA quiescent current in shutdown. Low voltage operation, down to 1V, fully utilizes maximal battery life. The SP6691 is offered in a 8 Pin DFN, 5-pin SOT-23 or 5 Pin TSOT package and enables the construction of a complete regulator occupying < 0.2 in<sup>2</sup> board space.

### TYPICAL APPLICATION CIRCUIT



## ABSOLUTE MAXIMUM RATINGS

$V_{IN}$ .....	15V
SW Voltage .....	-0.4 to 30V
FB Voltage .....	2.5V
All other pins .....	-0.3 to $V_{IN} + 0.3V$
Current into FB .....	$\pm 1mA$
$T_J$ Max .....	125°C
Operating Temperature Range .....	-40°C to 85°C
Peak Output Current < 10us SW .....	500mA

Storage Temperature .....	-65°C to +150°C
Power Dissipation .....	200mW
ESD Rating .....	2kV HBM

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

## ELECTRICAL CHARACTERISTICS

Specifications are at  $T_A = 25^\circ C$ ,  $V_{IN} = 3.3$ ,  $V_{SHDN} = V_{IN}$ , ♦ denotes the specifications which apply over the full operating temperature range, unless otherwise specified.


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	♦	CONDITIONS
Input Voltage	$V_{IN}$	1.0		13.5	V		
Supply Current	$I_Q$		20	30	$\mu A$	♦	No Switching
			0.01	1	$\mu A$	♦	$\overline{SHDN} = 0V$ (off)
Reference Voltage	$V_{FB}$	1.17	1.22	1.27	V	♦	
FB Hysteresis	HYST		8		mV		
$V_{FB}$ Input Bias Current	$I_{FB}$		15	80	nA	♦	$V_{FB} = 1.22V$
Line Regulation	$\Delta V_o / \Delta V_i$		0.1	0.3	%/V		$1.2 \leq V_{IN} \leq 13.5V$
Switch Off Time	$T_{OFF}$		250		nS		
Switch Saturation Voltage	$V_{CESAT}$		170	450	mV	♦	$I_{SW} = 325mA$
Switch Current Limit	$I_{LIM}$	325	450	575	mA	♦	
$\overline{SHDN}$ Bias Current	$I_{SHDN}$		5	12	$\mu A$	♦	$V_{\overline{SHDN}} = 3.3V$
$\overline{SHDN}$ High Threshold (on)	$V_{IH}$	0.9			V		
$\overline{SHDN}$ Low Threshold (off)	$V_{IL}$			0.25	V		
Switch Leakage Current	$I_{SWLK}$		0.01	5	$\mu A$	♦	Switch Off, $V_{SW} = 5V$

## PIN DESCRIPTION

PIN NUMBER	PIN NAME	8 PIN DFN DESCRIPTION
1	NC	No connect.
2	FB	Feedback.
3	NC	No connect.
3	SW	Switch input to the internal power switch
5	GND	Ground
6	$V_{IN}$	Input Voltage. Bypass this pin with a capacitor as close to the device as possible.
7	$\overline{SHDN}$	Shutdown. Pull high (on) to enable. Pull low (off) for shutdown.
8	NC	No connect.

PIN NUMBER	PIN NAME	DESCRIPTION
1	SW	Switch input to the internal power switch.
2	GND	Ground
3	FB	Feedback
4	SHDN	Shutdown. Pull high (on) to enable. Pull low (off) for shutdown.
5	V <sub>IN</sub>	Input Voltage. Bypass this pin with a capacitor as close to the device as possible.

FUNCTIONAL DIAGRAM



THEORY OF OPERATION

Operation can be best understood by referring to the functional diagram above and the typical application circuit in the front page. Q1 and Q2 along with R3 and R4 form a band gap reference. The input to this circuit completes a feedback path from the high voltage output through a voltage divider, and is used as the regulation control input. When the voltage at the FB pin is slightly above 1.22V, comparator X1 disables most of the internal circuitry. Current is then provided by capacitor C2, which slowly discharges until the voltage at the FB pin drops below the lower hysteresis point of X1, about 6mV. X1 then enables the internal circuitry, turns on chip power, and the current in the inductor begins to ramp up. When the current through the driver transistor reaches about

450mA, comparator X2 clears the latch, which turns off the driver transistor for a preset 250nS. At the instant of shutoff, inductor current is diverted to the output through diode D1. During this 250nS time limit, inductor current decreases while its energy charges C2.

At the end of the 250ns time period, driver transistor is again allowed to turn on which ramps the current back up to the 450mA level. Comparator X2 clears the latch, it's output turns off the driver transistor, and this allows delivery of L1's stored kinetic energy to C2. This switching action continues until the output capacitor voltage is charged to the point where FB is at band gap (1.22V). When this condition is reached, X1 turns off the internal circuitry and the cycle repeats.

# PERFORMANCE CHARACTERISTICS

Refer to the typical application circuit,  $T_{AMB} = 25^{\circ}\text{C}$ , unless otherwise specified.




Figure 1. 12V Output Efficiency




Figure 2. 12V Output Load Regulation




Figure 3. 15V Output Efficiency




Figure 4. 15V Output Load Regulation




Figure 5. 18V Output Efficiency




Figure 6. 18V Output Load Regulation

# PERFORMANCE CHARACTERISTICS

Refer to the typical application circuit,  $T_{AMB} = 25^{\circ}\text{C}$ , unless otherwise specified.




Figure 7. 21V Output Efficiency




Figure 8. 21V Output Load Regulation




Figure 9. 24V Output Efficiency




Figure 10. 24V Output Load Regulation




Figure 11. 30V Output Efficiency




Figure 12. 30V Output Load Regulation

## PERFORMANCE CHARACTERISTICS

Refer to the typical application circuit,  $T_{AMB} = 25^{\circ}\text{C}$ , unless otherwise specified.




Figure 13. Quiescent Current  $I_Q$  vs.  $V_{IN}$




Figure 14. Shutdown Pin Current vs.  $V_{IN}$




Figure 15.  $I_{PK}$  Current Limit vs.  $V_{IN}$




Figure 16. Switch Saturation Voltage  $V_{CESAT}$  vs. Temperature ( $I_{SW} = 450\text{mA}$ )




Figure 17. Feedback Voltage vs. Temperature




Figure 18. Average  $I_O$  vs. SHDN Duty Cycle ( $V_{IN}=3.3\text{V}$ , Standard 4x20mA WLED Evaluation Board, PWM Frequency 100Hz)

## PERFORMANCE CHARACTERISTICS

Refer to the typical application circuit,  $T_{AMB} = 25^{\circ}\text{C}$ , unless otherwise specified.




Figure 19. Startup Waveform ( $V_{IN}=3.3\text{V}$ ,  $V_{OUT}=15\text{V}$ ,  $I_{OUT}=20\text{mA}$ )




Figure 20. Typical Switching Waveforms ( $V_{IN}=3\text{V}$ ,  $V_{OUT}=15\text{V}$ ,  $I_{OUT}=20\text{mA}$ )




Figure 21. Load Step Transient ( $V_{IN}=3\text{V}$ ,  $V_{OUT}=21\text{V}$ , 1-15mA Load Step)

### Inductor Selection

For SP6691, the internal switch will be turned off only after the inductor current reaches the typical dc current limit ( $I_{LIM}=450\text{mA}$ ). However, there is typically propagation delay of 200nS between the time when the current limit is reached and when the switch is actually turned off. During this 200nS delay, the peak inductor current will increase, exceeding the current limit by a small amount. The peak inductor current can be estimated by:

$$I_{PK} = I_{LIM} + \frac{V_{IN(MAX)}}{L} \cdot 200\text{nS}$$

The larger the input voltage and the lower the inductor value, the greater the peak current.

In selecting an inductor, the saturation current specified for the inductor needs to be greater than the SP6691 peak current to avoid saturating the inductor, which would result in a loss in efficiency and could damage the inductor.

Choosing an inductor with low DCR decreases power losses and increase efficiency.

Refer to Table 1 for some suggested low ESR inductors.

Table 1. Suggested Low ESR inductor

MANUF.	PART NUMBER	DCR ( $\Omega$ )	Current Rating (mA)
MURATA 770-436-1300	LQH32CN100K11 (10 $\mu$ H)	0.3	450
TDK 847-803-6100	NLC453232T-100K (10 $\mu$ H)	0.55	500

### Diode Selection

A schottky diode with a low forward drop and fast switching speed is ideally used here to achieve high efficiency. In selecting a Schottky diode, the current rating of the schottky diode should be larger than the peak inductor current. Moreover, the reverse breakdown voltage of the schottky diode should be larger than the output voltage.

### Capacitor Selection

Ceramic capacitors are recommended for their inherently low ESR, which will help produce low peak to peak output ripple, and reduce high frequency spikes.

For the typical application, 4.7 $\mu$ F input capacitor and 2.2 $\mu$ F output capacitor are sufficient. The input and output ripple could be further reduced by increasing the value of the input and output capacitors. Place all the capacitors as close to the SP6691 as possible for layout. For use as a voltage source, to reduce the output ripple, a small feedforward (47pF) across the top feedback resistor can be used to provide sufficient overdrive for the error comparator, thus reduce the output ripple.

Refer to Table 2 for some suggested low ESR capacitors.

Table 2. Suggested Low ESR Capacitor

MANUF.	PART NUMBER	CAP /VOLTAGE	SIZE /TYPE
MURATA 770-436-1300	GRM32RR71E 225KC01B	2.2 $\mu$ F /25V	1210 /X5R
MURATA 770-436-1300	GRM31CR61A 475KA01B	4.7 $\mu$ F /10V	1206 /X5R
TDK 847-803-6100	C3225X7R1E 225M	2.2 $\mu$ F /25V	1210 /X7R
TDK 847-803-6100	C3216X5R1A 475K	4.7 $\mu$ F /10V	1206 /X5R

### LED Current Program

In the white LEDs application, the SP6691 is generally programmed as a current source. The bias resistor  $R_b$ , as shown in the typical application circuit is used to set the operating current of the white LED using the equation:

$$R_b = \frac{V_{FB}}{I_F}$$

where  $V_{FB}$  is the feedback pin voltage (1.22V),  $I_F$  is the operating current of the White LEDs. In order to achieve accurate LED current, 1%



precision resistors are recommended. Table 3 below shows the  $R_b$  selection for different white LED currents. For example, to set the operating current to be 20mA,  $R_b$  is selected as 60.4  $\Omega$ , as shown in the schematic.

Table 3. Bias Resistor Selection

$I_F$ (mA)	$R_b$ ( $\Omega$ )
5	243
10	121
12	102
15	80.6
20	60.4

### Output Voltage Program

The SP6691 can be programmed as either a voltage source or a current source. To program the SP6691 as voltage source, the SP6691 requires 2 feedback resistors  $R_1$  &  $R_2$  to control the output voltage. As shown in Figure 22.




Figure 22. Using SP6691 as Voltage Source

The formula and table for the resistor selection are shown below:

$$R_1 = \left( \frac{V_{OUT}}{1.22} - 1 \right) \cdot R_2$$

Table 4. Divider Resistor Selection

$V_{OUT}$ (V)	$R_1$ ( $\Omega$ )	$R_2$ ( $\Omega$ )
12	1M	113K
15	1M	88.7K
18	1M	73.2K
21	1M	61.9K
30	1M	42.2K

### Brightness Control

Dimming control can be achieved by applying a PWM control signal to the SHDN pin. The brightness of the white LEDs is controlled by increasing and decreasing the duty cycle of the PWM signal. A 0% duty cycle corresponds to zero LED current and a 100% duty cycle corresponds to full load current. While the operating frequency range of the PWM control is from 60Hz to 700Hz, the recommended maximum brightness frequency range of the PWM signal is from 60Hz to 200Hz. A repetition rate of at least 60Hz is required to prevent flicker. The magnitude of the PWM signal should be higher than the minimum  $\overline{SHDN}$  voltage high.

### Open Circuit Protection

When any white LED inside the white LED module fails or the LED module is disconnected from the circuit, the output and the feedback control will be open, thus resulting in a high output voltage, which may cause the SW pin voltage to exceed its maximum rating. In this case, a zener diode can be used at the output to limit the voltage on the SW pin and protect the part. The zener voltage should be larger than the maximum forward voltage of the White LED module.

### Layout Consideration

Both the input capacitor and the output capacitor should be placed as close as possible to the IC.

This can reduce the copper trace resistance which directly effects the input and output ripples. The feedback resistor network should be kept close to the FB pin to minimize copper trace connections that can inject noise into the system. The ground connection for the feedback resistor network should connect directly to the GND pin or to an analog ground plane that is tied directly to the GND pin. The inductor and the schottky diode should be placed as close as possible to the switch pin to minimize the noise coupling to the other circuits, especially the feedback network.

### Power Efficiency

For the typical application circuit, the output efficiency of the circuit is expressed by

$$\eta = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot I_{IN}}$$

Where  $V_{IN}$ ,  $I_{IN}$ ,  $V_{OUT}$ ,  $I_{OUT}$  are the input and output voltage and current respectively.

While the white LED efficiency is expressed by

$$\eta = \frac{(V_{OUT} - 1.22) \cdot I_{OUT}}{V_{IN} \cdot I_{IN}}$$

This equation indicates that the white LED efficiency will be much smaller than the output efficiency of the circuit when  $V_{OUT}$  is not very large, compared to the feedback voltage (1.22V).

The other power is consumed by the bias resistor. To reduce this power loss, two circuits can be used, as shown in Figure 23 and Figure 24. In Figure 23, a general-purpose diode (for example, 1N4148) is used to bring the voltage across the bias resistor to be around 0.7V.  $R_1$  is used to create a loop that provides around 100 $\mu$ A operating current for the diode. 3% efficiency improvement can be achieved by using this method.




Figure 23. Improve Efficiency with Diode in Feedback Loop

To further improve the efficiency and reduce the effects of the ambient temperature on the diode D1 used in method 1, an op amp circuit can be used as shown in Figure 24. The gain of the op amp circuit can be calculated by:

$$A_V = \frac{R_1 + R_2}{R_1}$$

If the voltage across the bias resistor is set to be 0.1V the current through  $R_1$  and  $R_2$  to be around 100 $\mu$ A,  $R_1$  and  $R_2$  can be selected as 1K and 11.2K respectively. LMV341 can be used because of its small supply current, offset voltage and minimum supply voltage. By using this method, the efficiency can be increased around 7%.







Figure 24. Improve Efficiency with Op Amp in Feedback Loop





## Appendix and Web Link Information

For further assistance:

Email: [Sipexsupport@sipex.com](mailto:Sipexsupport@sipex.com)  
WWW Support page: <http://www.sipex.com/content.aspx?p=support>  
Sipex Application Notes: <http://www.sipex.com/applicationNotes.aspx>  
Product Change Notices: <http://www.sipex.com/content.aspx?p=pcn>



### Sipex Corporation

Headquarters and  
Sales Office  
233 South Hillview Drive  
Milpitas, CA95035  
tel: (408) 934-7500  
faX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

**The following sections contain information which is more changeable in nature and is therefore generated as appendices.**


- 1) Package Outline Drawings**
- 2) Ordering Information**

**If Available:**



- 3) Frequently Asked Questions**
- 4) Evaluation Board Manuals**
- 5) Reliability Reports**
- 6) Product Characterization Reports**
- 7) Application Notes for this product**
- 8) Design Solutions for this product**

REVISION HISTORY			
REV.	DESCRIPTION	DATE	APP'D
A	DRAWING ORIGINATION	08/18/05	JL
B	MODIFY DRAWING FORMAT	07/17/06	JL

TOP VIEW



BOTTOM VIEW



SIDE VIEW

SYMBOLS		DIMENSIONS IN MM (Control Unit)			DIMENSIONS IN INCH (Reference Unit)		
	MIN	NOM	MAX	MIN	NOM	MAX	
A	0.80	0.90	1.00	0.032	0.036	0.039	
A1	0.00	0.02	0.05	0.000	0.001	0.002	
A3	0.20 REF			0.008 REF			
b	0.18	0.25	0.30	0.007	0.010	0.012	
D	2.00 BSC			0.079 BSC			
D2	1.50	—	1.75	0.059	—	0.069	
E	3.00 BSC			0.118 BSC			
E2	1.60	—	1.90	0.063	—	0.075	
e	0.50 BSC			0.020 BSC			
L	0.30	0.40	0.50	0.012	0.016	0.020	
K	0.20	—	—	0.008	—	—	
theta	0°	—	14°	0°	—	14°	
N	8			8			
ND	4			4			

8LD 2x3 DFN JEDEC MO-229 Variation VCED-2



**SIPEX CORPORATION**

8 PIN 2x3 DFN PACKAGE OUTLINE

Packaging Approval:



Drawing No: 8-PIN 2x3 DFN

By: JL Date: 07/17/06


Revision: B Sheet: 1 OF 1

REVISION HISTORY			
REV.	DESCRIPTION	DATE	APP'D
A	DRAWING ORIGINATION	10/3/05	JL
B	DRAWING FORMAT MODIFICATION	07/25/06	JL

Top View




Side View





Front View

SYMBOLS	DIMENSIONS IN MM (Control Unit)			DIMENSIONS IN INCH (Reference Unit)		
	MIN	NOM	MAX	MIN	NOM	MAX
A	—	—	1.45	—	—	0.057
A1	0.00	—	0.15	0.000	—	0.006
A2	0.90	1.15	1.30	0.036	0.045	0.051
b	0.30	—	0.50	0.012	—	0.020
c	0.08	—	0.22	0.003	—	0.009
D	—	2.90 BSC	—	—	0.115 BSC	—
E	—	2.80 BSC	—	—	0.111 BSC	—
E1	—	1.60 BSC	—	—	0.063 BSC	—
e	—	0.95 BSC	—	—	0.038 BSC	—
e1	—	1.90 BSC	—	—	0.075 BSC	—
L	0.30	0.45	0.60	0.012	0.018	0.024
L1	—	0.60 REF	—	—	0.024 REF	—
L2	—	0.25 BSC	—	—	0.010 BSC	—
R	0.10	—	—	0.004	—	—
R1	0.10	—	0.25	0.004	—	0.010
$\theta$	0°	4°	8°	0°	4°	8°
$\theta_1$	5°	10°	15°	5°	10°	15°
N	—	5	—	—	5	—


		<b>SIPEX CORPORATION</b>	
Packaging Approval:		Drawing No: 5-PIN SOT-23	
By: JL	Date: 07/25/06	Revision: B	Sheet: 1 OF 1

REVISION HISTORY			
REV.	DESCRIPTION	DATE	APP'D
A	DRAWING ORIGINATION	08/04/05	JL
B	DRAWING FORMAT MODIFICATION	09/13/06	JL

Top View




Side View



Front View

SYMBOLS	DIMENSIONS IN MM (Control Unit)			DIMENSIONS IN INCH (Reference Unit)		
	MIN	NOM	MAX	MIN	NOM	MAX
A	—	—	1.10	—	—	0.043
A1	0.00	—	0.10	0.000	—	0.004
A2	0.70	0.90	1.00	0.028	0.036	0.039
b	0.30	—	0.50	0.012	—	0.020
c	0.08	—	0.20	0.003	—	0.008
D	2.90 BSC			0.114 BSC		
E	2.80 BSC			0.110 BSC		
E1	1.60 BSC			0.063 BSC		
e	0.95 BSC			0.038 BSC		
e1	1.90 BSC			0.075 BSC		
L	0.30	0.45	0.60	0.012	0.018	0.024
L1	0.60 REF			0.024 REF		
L2	0.25 BSC			0.010 BSC		
R	0.10	—	—	0.004	—	—
R1	0.10	—	0.25	0.004	—	0.010
theta	0°	4°	8°	0°	4°	8°
theta1	4°	10°	12°	4°	10°	12°
N	5			5		

		<b>SIPEX CORPORATION</b> 5 PIN TSOT PACKAGE OUTLINE	
By: JL	Date: 09/13/06	Revision: B	Sheet: 1 OF 1

## Ordering Information

Part Number	Status	Min Temp °C	Max Temp °C	RoHS	MSL Level	Pack Type	Quantity	Package
SP6691EB	Active	0	70	N/A	<a href="#">Board</a>	Eval Board. Not Available in Bulk	1	<a href="#">Board</a>
SP6691ER-L	Active	-40	85	Yes	L1 @ 250°C	Not Available in Bulk	3000	<a href="#">DFN8</a>
SP6691ER-L/TR	Active	-40	85	Yes	L1 @ 250°C	Tape & Reel	3000	<a href="#">DFN8</a>
SP6691EK-L	Active	-40	85	Yes	L1 @ 260°C	Not Available in Bulk	2500	<a href="#">SOT-23-5</a>
SP6691EK-L/TR	Active	-40	85	Yes	L1 @ 260°C	Tape & Reel	2500	<a href="#">SOT-23-5</a>
SP6691EK1-L	Active	-40	85	Yes	L1 @ 260°C	Not Available in Bulk	2500	<a href="#">TSOT5</a>
SP6691EK1-L/TR	Active	-40	85	Yes	L1 @ 260°C	Tape & Reel	2500	<a href="#">TSOT5</a>
SP6691ER	EOL	-40	85	No	L1 @ 240°C	Not Available in Bulk	3000	<a href="#">DFN8</a>
SP6691EK	EOL	-40	85	No	L1 @ 240°C	Not Available in Bulk	2500	<a href="#">SOT-23-5</a>
SP6691EK/TR	EOL	-40	85	No	L1 @ 240°C	Tape & Reel	2500	<a href="#">SOT-23-5</a>
SP6691EK1	EOL	-40	85	No	L1 @ 240°C	Not Available in Bulk	2500	<a href="#">TSOT5</a>
SP6691ER/TR	OBS	-40	85	No	L1 @ 240°C	Tape & Reel	3000	<a href="#">DFN8</a>
SP6691EK1/TR	OBS	-40	85	No	L1 @ 240°C	Tape & Reel	2500	<a href="#">TSOT5</a>





# **Product Characterization Report**

for the

## **SP6690 Family of Products**

**SP4446, SP6690, and SP6691 Products**

**Prepared By: Salvador Wu & Greg West**

**Date: January 23, 2007**



## Table of Contents

<u>Section</u>	<u>Page</u>
Introduction	3
Characterization Procedure	3
Data Summary for Key Parameters	4
Conclusions	5
Data Histograms	Appendix A



SP6690  
Product Family  
Characterization Report

**Introduction:** This product family characterization was done as part of the qualification of Sipex's fabrication site transfer from Sipex's Hillview Fab in Milpitas, CA, to a contract foundry, Silan, in Hangzhou, China. This characterization report summarizes data for key SP6690 product family characteristics and contains distributions for all parameters. A complete listing of the product numbers covered by the characterization report is included in the "Conclusion" section of this report. The distributions in Appendix A are arranged so that the Hillview and Silan distributions for a given parameter are adjacent. A distribution for a given parameter shows different temperature data which are at -40°C, 25°C, and 85°C.

Wafer Fab: Silan  
Fab Location: Hangzhou, China  
Process: Silan – bp1  
MS: 1136

**Characterization Procedure:**

Hillview Lot number(s): HV6690CHAR  
Silan Lot number(s): 10028  
Temperatures: Ambient (25C), 85C, -40C  
Tester: LTX  
Test Program: SP6690\_QUAL\_SILAN\_00.08/30/2006



SP6690  
Product Family  
Characterization Report

**Data Summary:**

**Key Parameter Across Temperature Data Summary**

Key Parameter	Units	Hillview Fab Distribution Mean	Hillview Fab Distribution Variance	Hillview Fab Cpk (across temp)	Silan Fab Distribution Mean	Silan Fab Distribution Variance	Silan Fab Cpk (across temp)
10.0: Vfb input current Ivfb, Vin=3.3V, Vfb=1.2V @ -40C	nA	12.488	35.959	0.1065	30.125	13.759	0.7056
14.0: Vin off current, Ven=0V, Vin=3.3 @ -40 C	nA	124.000	90.805	1.5565	177.333	201.716	0.7888
15.0: Shutdown high threshold go-no-go Vsdhdn=0.8 @ 25 C	mA	6.107	258.049E-03	>4.0000	3.294	160.621E-03	>4.0000
16.0: Shutdown low threshold go-no-go Vshdn=0.3 @ -40C	uA	-23.500	3.998	>4.0000	9.333	1.988	>4.0000
17.0: Shutdown input current, Vshdn=5V, Vin=3.3. @ 85C	uA	5.366	58.160E-03	>4.0000	3.956	64.887E-03	>4.0000
18.0: Vfb posttrim rising threshold Vin=3.3 @ -40C	V	1.232	8.063E-03	0.7496	1.234	8.247E-03	1.4619
20.0: Vfb rising threshold, Vin=1.2 @ -40C	V	1.232	8.038E-03	0.7492	1.236	7.772E-03	1.4696
22.0: Vin current SW OFF @ 85C	uA	53.046	178.846	-0.0430	332.921	467.917	-0.2158
25.0: Vfb line regulation, Vin=1.2, to Vin=14 @ 85C	m%	-107.367	14.114E	1.7154	-143.645	21.476	0.5643
31.0: Current limit post trim, Vin=3.3 @ 25C	mA	410.152	16.929	0.6862	303.896	7.978	1.9264
34.0: sw Vcesat Isw=250ma Vin=3.3 @ 25C	mV	148.600	3.013	>4.0000	147.333	2.249	>4.0000
35.0: sw leakage current Vsw=5v Vin=3.3 @ 85C	nA	326.667	63.427	>4.0000	408.710	97.459	>4.0000



SP6690  
Product Family  
Characterization Report

**Conclusion:**

Characterization data over temperature and Vcc range show datasheet parameters meet the spec. Cpk's for most parameters are comparable between Hillview and Silan although many show a strong temperature dependence that tends to produce lower Cpk's in this analysis.

The performance of SP6690 parts fabricated at Silan are comparable to the current SP6690 parts built from the Hillview fab.

This characterization report applies to the following SP6690 family of product part numbers:

**SP4446EK  
SP4446EK-L  
SP6690EK  
SP6690EK1  
SP6690EK1-L  
SP6690EK-L  
SP6690ER  
SP6690ER-L  
SP6691EK  
SP6691EK1  
SP6691EK1-L  
SP6691EK-L  
SP6691ER  
SP6691ER-L**



SP6690  
Product Family  
Characterization Report


**This page intentionally left blank.**



SP6690  
Product Family  
Characterization Report

## **Appendix A**

### **Characterization Data Histograms**



Statistics: (uA)

<b>Min</b>	-820.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	420.000E-03	<b>NWithinSpec</b>	29
<b>Mean</b>	177.333E-03	<b>NOutsideSpec</b>	1
<b>StdDev</b>	201.716E-03	<b>90%</b>	290.000E-03
<b>25%</b>	180.000E-03	<b>Range</b>	1.240
<b>Mean+3*StdDev</b>	782.480E-03	<b>NOutsideSpec</b>	1
<b>ev</b>		<b>Cp</b>	1.0741
<b>Mean-3*StdDev</b>	-427.814E-03	<b>Cpl</b>	0.7888
<b>Cpk</b>	0.7888	<b>Cpu</b>	1.3594
<b>Skew</b>	-4.3856		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
silanca10028co ldN40: N/A	MS1136	SP6690	_	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_FT_00.11/06/2006	-	0

Conditions

**Temp**  
-40C

Data: Raw Data





Statistics: (uA)

<b>Min</b>	30.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	410.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	124.000E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	90.805E-03	<b>90%</b>	240.000E-03
<b>25%</b>	40.000E-03	<b>Range</b>	380.000E-03
<b>Mean+3*StdDev</b>	396.414E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	-148.414E-03	<b>Cpl</b>	1.5565
<b>Cpk</b>	1.5565	<b>Cpu</b>	>4.0000
<b>Skew</b>	1.2350		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HV6690CHARc old: N/A	MS1136EW	SP6690	-	char	Silan	BP1	26-SEP-2006	ETS500D	SP6690_QUAL_SIL AN_00.08/30/2006	-	0

Conditions

temp  
-40C

Data: Raw Data



Statistics: (mA)

<b>Min</b>	6.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	13.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	9.333E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	1.988E-03	<b>90%</b>	12.000E-03
<b>25%</b>	8.000E-03	<b>Range</b>	7.000E-03
<b>Mean+3*StdDev</b>	15.299E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	3.368E-03	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	-0.2151		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
silanca10028co ldN40: N/A	MS1136	SP6690	_	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_FT_00.11/06/2006	-	0

Conditions

**Temp**  
-40C

Data: Raw Data



Statistics: (mA)

<b>Min</b>	-29.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	-7.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	-23.500E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	3.998E-03	<b>90%</b>	-20.500E-03
<b>25%</b>	-25.000E-03	<b>Range</b>	22.000E-03
<b>Mean+3*StdDev</b>	-11.506E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	-35.494E-03	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	2.4701		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HV6690CHARc old: N/A	MS1136EW	SP6690	-	char	Silan	BP1	26-SEP-2006	ETS500D	SP6690_QUAL_SIL AN_00.08/30/2006	-	0

Conditions

temp  
-40C

Data: Raw Data



Statistics: (V)

<b>Min</b>	1.217	<b>StatLow</b>	N/A
<b>Max</b>	1.254	<b>NWithinSpec</b>	30
<b>Mean</b>	1.234	<b>NOutsideSpec</b>	0
<b>StdDev</b>	8.247E-03	<b>90%</b>	1.244
<b>25%</b>	1.229	<b>Range</b>	37.000E-03
<b>Mean+3*StdDev</b>	1.259	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	2.0210
<b>Mean-3*StdDev</b>	1.209	<b>Cpl</b>	2.5802
<b>Cpk</b>	1.4619	<b>Cpu</b>	1.4619
<b>Skew</b>	0.5002		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
silanca10028co ldN40: N/A	MS1136	SP6690	_	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_FT_00.11/06/2006	-	0

Conditions

**Temp**  
-40C

Data: Raw Data



Statistics: (V)

<b>Min</b>	1.218	<b>StatLow</b>	N/A
<b>Max</b>	1.249	<b>NWithinSpec</b>	30
<b>Mean</b>	1.232	<b>NOutsideSpec</b>	0
<b>StdDev</b>	8.063E-03	<b>90%</b>	1.243
<b>25%</b>	1.227	<b>Range</b>	31.000E-03
<b>Mean+3*StdDev</b>	1.256	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	1.2402
<b>Mean-3*StdDev</b>	1.208	<b>Cpl</b>	1.7308
<b>Cpk</b>	0.7496	<b>Cpu</b>	0.7496
<b>Skew</b>	0.3036		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HV6690CHARc old: N/A	MS1136EW	SP6690	-	char	Silan	BP1	26-SEP-2006	ETS500D	SP6690_QUAL_SIL AN_00.08/30/2006	-	0

Conditions

**temp**  
-40C

Data: Raw Data



Statistics: (uA)

<b>Min</b>	170.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	290.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	223.667E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	36.529E-03	<b>90%</b>	275.000E-03
<b>25%</b>	190.000E-03	<b>Range</b>	120.000E-03
<b>Mean+3*StdDev</b>	333.254E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	114.080E-03	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.1621		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
silanca10028co ldN40: N/A	MS1136	SP6690	_	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE _FT_00.11/06/200	-	0

Conditions

**Temp**  
-40C

Data: Raw Data



Statistics: (uA)

<b>Min</b>	-390.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	560.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	31.333E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	272.191E-03	<b>90%</b>	425.000E-03
<b>25%</b>	-190.000E-03	<b>Range</b>	950.000E-03
<b>Mean+3*StdDev</b>	847.906E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	3.0616
<b>Mean-3*StdDev</b>	-785.239E-03	<b>Cpl</b>	1.2630
<b>Cpk</b>	1.2630	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.2330		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HV6690CHARc old: N/A	MS1136EW	SP6690	-	char	Silan	BP1	26-SEP-2006	ETS500D	SP6690_QUAL_SIL AN_00.08/30/2006	-	0

Conditions

temp  
-40C

Data: Raw Data



Statistics: (uA)

<b>Min</b>	190.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	290.000E-03	<b>NWithinSpec</b>	31
<b>Mean</b>	230.968E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	24.543E-03	<b>90%</b>	260.000E-03
<b>25%</b>	210.000E-03	<b>Range</b>	100.000E-03
<b>Mean+3*StdDev</b>	304.597E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	157.338E-03	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.3869		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
silanca10028h ot85: N/A	MS1136	SP6690	_	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_FT_00.11/06/2006	-	0

Conditions

**temp**  
85C

Data: Raw Data





Statistics: (uA)

<b>Min</b>	210.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	290.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	246.667E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	19.357E-03	<b>90%</b>	270.000E-03
<b>25%</b>	230.000E-03	<b>Range</b>	80.000E-03
<b>Mean+3*StdDev</b>	304.739E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	188.594E-03	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.0498		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662CHAR _HOT: N/A	MS1136	SP6690	_	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F T_00.11/06/2006	-	0

Conditions

Temp  
85C

Data: Raw Data



Statistics: (mA)

<b>Min</b>	6.303	<b>StatLow</b>	N/A
<b>Max</b>	7.183	<b>NWithinSpec</b>	31
<b>Mean</b>	6.804	<b>NOutsideSpec</b>	0
<b>StdDev</b>	233.412E-03	<b>90%</b>	7.074
<b>25%</b>	6.601	<b>Range</b>	880.000E-03
<b>Mean+3*StdDev</b>	7.504	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	6.103	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	-0.3847		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
silanca10028h ot85: N/A	MS1136	SP6690	_	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE _FT_00.11/06/200	- 6	0

Conditions

temp  
85C

Data: Raw Data



Statistics: (mA)

<b>Min</b>	7.796	<b>StatLow</b>	N/A
<b>Max</b>	8.417	<b>NWithinSpec</b>	30
<b>Mean</b>	8.090	<b>NOutsideSpec</b>	0
<b>StdDev</b>	148.215E-03	<b>90%</b>	8.272
<b>25%</b>	8.000	<b>Range</b>	621.000E-03
<b>Mean+3*StdDev</b>	8.535	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	7.646	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.0774		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662CHAR _HOT: N/A	MS1136	SP6690	-	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F - T_00.11/06/2006	-	0

Conditions

Temp

85C

Data: Raw Data



Statistics: (mA)

<b>Min</b>	9.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	15.000E-03	<b>NWithinSpec</b>	31
<b>Mean</b>	12.226E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	1.647E-03	<b>90%</b>	14.000E-03
<b>25%</b>	11.000E-03	<b>Range</b>	6.000E-03
<b>Mean+3*StdDev</b>	17.168E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	7.284E-03	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	-0.1953		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
silanca10028h ot85: N/A	MS1136	SP6690	_	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_FT_00.11/06/2006	-	0

Conditions

temp  
85C

Data: Raw Data



Statistics: (mA)

<b>Min</b>	10.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	17.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	12.800E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	1.769E-03	<b>90%</b>	15.500E-03
<b>25%</b>	12.000E-03	<b>Range</b>	7.000E-03
<b>Mean+3*StdDev</b>	18.108E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	7.492E-03	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.4849		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662CHAR _HOT: N/A	MS1136	SP6690	-	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F T_00.11/06/2006	-	0

Conditions

**Temp**  
85C

Data: Raw Data



Statistics: (uA)

<b>Min</b>	3.770	<b>StatLow</b>	N/A
<b>Max</b>	4.060	<b>NWithinSpec</b>	31
<b>Mean</b>	3.956	<b>NOutsideSpec</b>	0
<b>StdDev</b>	64.887E-03	<b>90%</b>	4.030
<b>25%</b>	3.930	<b>Range</b>	290.000E-03
<b>Mean+3*StdDev</b>	4.151	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	3.762	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	-0.8190		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
silanca10028h ot85: N/A	MS1136	SP6690	_	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE _FT_00.11/06/2006	-	0

Conditions

**temp**  
85C

Data: Raw Data



Statistics: (uA)

<b>Min</b>	5.260	<b>StatLow</b>	N/A
<b>Max</b>	5.480	<b>NWithinSpec</b>	30
<b>Mean</b>	5.366	<b>NOutsideSpec</b>	0
<b>StdDev</b>	58.160E-03	<b>90%</b>	5.455
<b>25%</b>	5.320	<b>Range</b>	220.000E-03
<b>Mean+3*StdDev</b>	5.541	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	5.192	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.4409		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662CHAR _HOT: N/A	MS1136	SP6690	-	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F T_00.11/06/2006	-	0

Conditions

Temp

85C

Data: Raw Data



Statistics: (%)

<b>Min</b>	-174.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	-81.000E-03	<b>NWithinSpec</b>	31
<b>Mean</b>	-143.645E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	21.476E-03	<b>90%</b>	-111.000E-03
<b>25%</b>	-159.000E-03	<b>Range</b>	93.000E-03
<b>Mean+3*StdDev</b>	-79.216E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	2.7938
<b>Mean-3*StdDev</b>	-208.074E-03	<b>Cpl</b>	0.5643
<b>Cpk</b>	0.5643	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.9454		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
silanca10028h ot85: N/A	MS1136	SP6690	_	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_FT_00.11/06/2006	-	0

Conditions

temp  
85C

Data: Raw Data





Statistics: (%)

<b>Min</b>	-136.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	-80.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	-107.367E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	14.114E-03	<b>90%</b>	-90.000E-03
<b>25%</b>	-116.000E-03	<b>Range</b>	56.000E-03
<b>Mean+3*StdDev</b>	-65.025E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	-149.709E-03	<b>Cpl</b>	1.7154
<b>Cpk</b>	1.7154	<b>Cpu</b>	>4.0000
<b>Skew</b>	-0.0146		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662CHAR _HOT: N/A	MS1136	SP6690	_	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F T_00.11/06/2006	-	0

Conditions

Temp

85C

Data: Raw Data



Statistics: (mV)

<b>Min</b>	158.000	<b>StatLow</b>	N/A
<b>Max</b>	167.000	<b>NWithinSpec</b>	31
<b>Mean</b>	162.806	<b>NOutsideSpec</b>	0
<b>StdDev</b>	1.778	<b>90%</b>	165.000
<b>25%</b>	161.000	<b>Range</b>	9.000
<b>Mean+3*StdD</b>	168.140	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	157.472	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	-0.2200		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
silanca10028h ot85: N/A	MS1136	SP6690	_	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_FT_00.11/06/2006	-	0

Conditions

temp  
85C

Data: Raw Data



Statistics: (mV)

<b>Min</b>	154.000	<b>StatLow</b>	N/A
<b>Max</b>	166.000	<b>NWithinSpec</b>	30
<b>Mean</b>	161.400	<b>NOutsideSpec</b>	0
<b>StdDev</b>	3.663	<b>90%</b>	165.000
<b>25%</b>	159.000	<b>Range</b>	12.000
<b>Mean+3*StdDev</b>	172.390	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	150.410	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	-0.7582		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662CHAR _HOT: N/A	MS1136	SP6690	-	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F T_00.11/06/2006	-	0

Conditions

Temp

85C

Data: Raw Data



Statistics: (uA)

<b>Min</b>	230.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	750.000E-03	<b>NWithinSpec</b>	31
<b>Mean</b>	408.710E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	97.459E-03	<b>90%</b>	510.000E-03
<b>25%</b>	360.000E-03	<b>Range</b>	520.000E-03
<b>Mean+3*StdDev</b>	701.087E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	116.332E-03	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	1.2682		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
silanca10028h ot85: N/A	MS1136	SP6690	_	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_FT_00.11/06/2006	-	0

Conditions

temp  
85C

Data: Raw Data



Statistics: (uA)

<b>Min</b>	200.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	460.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	326.667E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	63.427E-03	<b>90%</b>	435.000E-03
<b>25%</b>	290.000E-03	<b>Range</b>	260.000E-03
<b>Mean+3*StdDev</b>	516.948E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	136.386E-03	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.3370		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662CHAR _HOT: N/A	MS1136	SP6690	-	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F T_00.11/06/2006	-	0

Conditions

Temp

85C

Data: Raw Data



Statistics: (nA)

<b>Min</b>	28.430	<b>StatLow</b>	N/A
<b>Max</b>	33.530	<b>NWithinSpec</b>	30
<b>Mean</b>	32.096	<b>NOutsideSpec</b>	0
<b>StdDev</b>	1.100	<b>90%</b>	33.405
<b>25%</b>	31.330	<b>Range</b>	5.100
<b>Mean+3*StdDev</b>	35.396	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	28.797	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	-1.4342		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
SILANCA10028C HARROOM: N/A	MS1136	SP6690	-	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F - T_00.11/06/2006	-	0

Conditions

**TEMP**

25C

Data: Raw Data



Statistics: (nA)

<b>Min</b>	31.340	<b>StatLow</b>	N/A
<b>Max</b>	42.150	<b>NWithinSpec</b>	30
<b>Mean</b>	35.573	<b>NOutsideSpec</b>	0
<b>StdDev</b>	1.897	<b>90%</b>	37.020
<b>25%</b>	34.860	<b>Range</b>	10.810
<b>Mean+3*StdDev</b>	41.264	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	29.883	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.8536		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662RO OM: N/A	MS1136	SP6690	_	CHAR	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE _FT_00.11/06/2006	-	0

Conditions

temp  
25

Data: Raw Data



Statistics: (uA)

<b>Min</b>	160.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	290.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	243.667E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	28.221E-03	<b>90%</b>	280.000E-03
<b>25%</b>	230.000E-03	<b>Range</b>	130.000E-03
<b>Mean+3*StdDev</b>	328.330E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	159.003E-03	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	-0.7866		
<b>StatHigh</b>	N/A		

Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
SILANCA10028C HARROOM: N/A	MS1136	SP6690	_	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F - T_00.11/06/2006	-	0


Conditions

**TEMP**

25C

Data: Raw Data





Statistics: (uA)

<b>Min</b>	210.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	320.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	252.000E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	25.918E-03	<b>90%</b>	285.000E-03
<b>25%</b>	230.000E-03	<b>Range</b>	110.000E-03
<b>Mean+3*StdDev</b>	329.753E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	174.247E-03	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.4263		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662RO OM: N/A	MS1136	SP6690	_	CHAR	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE _FT_00.11/06/2006	-	0

Conditions

temp

25

Data: Raw Data



Statistics: (mA)

<b>Min</b>	2.934	<b>StatLow</b>	N/A
<b>Max</b>	3.622	<b>NWithinSpec</b>	30
<b>Mean</b>	3.294	<b>NOutsideSpec</b>	0
<b>StdDev</b>	160.621E-03	<b>90%</b>	3.526
<b>25%</b>	3.181	<b>Range</b>	688.000E-03
<b>Mean+3*StdDev</b>	3.776	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	2.812	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	-0.0507		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
SILANCA10028C HARROOM: N/A	MS1136	SP6690	-	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F - T_00.11/06/2006	-	0

Conditions

**TEMP**

25C

Data: Raw Data



Statistics: (mA)

<b>Min</b>	5.696	<b>StatLow</b>	N/A
<b>Max</b>	6.822	<b>NWithinSpec</b>	30
<b>Mean</b>	6.107	<b>NOutsideSpec</b>	0
<b>StdDev</b>	258.049E-03	<b>90%</b>	6.401
<b>25%</b>	6.009	<b>Range</b>	1.126
<b>Mean+3*StdDev</b>	6.882	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	5.333	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	1.0104		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662RO OM: N/A	MS1136	SP6690	_	CHAR	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE _FT_00.11/06/2006	-	0

Conditions

temp  
25

Data: Raw Data



Statistics: (mA)

<b>Min</b>	7.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	19.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	14.367E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	2.822E-03	<b>90%</b>	17.500E-03
<b>25%</b>	12.000E-03	<b>Range</b>	12.000E-03
<b>Mean+3*StdDev</b>	22.833E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	5.900E-03	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	-0.7077		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
SILANCA10028C HARROOM: N/A	MS1136	SP6690	_	char	Hillview	N/A	06-NOV-2006	ETSS00D	SP6690_SINGLE_F - T_00.11/06/2006	-	0

Conditions

**TEMP**

25C

Data: Raw Data



Statistics: (mA)

<b>Min</b>	10.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	19.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	13.633E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	2.076E-03	<b>90%</b>	16.000E-03
<b>25%</b>	12.000E-03	<b>Range</b>	9.000E-03
<b>Mean+3*StdDev</b>	19.861E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	7.406E-03	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.4789		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662RO OM: N/A	MS1136	SP6690	_	CHAR	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_FT_00.11/06/200	-	0

Conditions

temp

25

Data: Raw Data



Statistics: (uA)

<b>Min</b>	4.080	<b>StatLow</b>	N/A
<b>Max</b>	4.410	<b>NWithinSpec</b>	30
<b>Mean</b>	4.269	<b>NOutsideSpec</b>	0
<b>StdDev</b>	76.309E-03	<b>90%</b>	4.375
<b>25%</b>	4.230	<b>Range</b>	330.000E-03
<b>Mean+3*StdDev</b>	4.498	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	4.040	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	-0.2844		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
SILANCA10028C HARROOM: N/A	MS1136	SP6690	-	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F - T_00.11/06/2006	-	0

Conditions

**TEMP**

25C

Data: Raw Data



Statistics: (uA)

<b>Min</b>	5.540	<b>StatLow</b>	N/A
<b>Max</b>	5.810	<b>NWithinSpec</b>	30
<b>Mean</b>	5.632	<b>NOutsideSpec</b>	0
<b>StdDev</b>	73.597E-03	<b>90%</b>	5.750
<b>25%</b>	5.580	<b>Range</b>	270.000E-03
<b>Mean+3*StdDev</b>	5.853	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	5.411	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.9403		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662RO OM: N/A	MS1136	SP6690	_	CHAR	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE _FT_00.11/06/2006	-	0

Conditions

temp  
25

Data: Raw Data



Statistics: (V)

<b>Min</b>	1.211	<b>StatLow</b>	N/A
<b>Max</b>	1.241	<b>NWithinSpec</b>	30
<b>Mean</b>	1.224	<b>NOutsideSpec</b>	0
<b>StdDev</b>	5.986E-03	<b>90%</b>	1.232
<b>25%</b>	1.221	<b>Range</b>	30.000E-03
<b>Mean+3*StdDev</b>	1.242	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	2.7845
<b>Mean-3*StdDev</b>	1.206	<b>Cpl</b>	3.0054
<b>Cpk</b>	2.5636	<b>Cpu</b>	2.5636
<b>Skew</b>	0.8871		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
SILANCA10028C HARROOM: N/A	MS1136	SP6690	-	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F - T_00.11/06/2006	-	0

Conditions

**TEMP**  
25C

Data: Raw Data





Statistics: (V)

<b>Min</b>	1.212	<b>StatLow</b>	N/A
<b>Max</b>	1.232	<b>NWithinSpec</b>	30
<b>Mean</b>	1.223	<b>NOutsideSpec</b>	0
<b>StdDev</b>	5.735E-03	<b>90%</b>	1.228
<b>25%</b>	1.217	<b>Range</b>	20.000E-03
<b>Mean+3*StdDev</b>	1.240	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	1.7436
<b>Mean-3*StdDev</b>	1.206	<b>Cpl</b>	1.9141
<b>Cpk</b>	1.5731	<b>Cpu</b>	1.5731
<b>Skew</b>	-0.4331		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662RO OM: N/A	MS1136	SP6690	_	CHAR	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_FT_00.11/06/2006	-	0

Conditions

temp  
25

Data: Raw Data



Statistics: (V)

<b>Min</b>	1.214	<b>StatLow</b>	N/A
<b>Max</b>	1.242	<b>NWithinSpec</b>	30
<b>Mean</b>	1.227	<b>NOutsideSpec</b>	0
<b>StdDev</b>	5.786E-03	<b>90%</b>	1.235
<b>25%</b>	1.224	<b>Range</b>	28.000E-03
<b>Mean+3*StdDev</b>	1.245	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	2.8804
<b>Mean-3*StdDev</b>	1.210	<b>Cpl</b>	3.3047
<b>Cpk</b>	2.4560	<b>Cpu</b>	2.4560
<b>Skew</b>	0.5316		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
SILANCA10028C HARROOM: N/A	MS1136	SP6690	-	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F - T_00.11/06/2006	-	0

Conditions

**TEMP**

25C

Data: Raw Data



Statistics: (V)

<b>Min</b>	1.213	<b>StatLow</b>	N/A
<b>Max</b>	1.234	<b>NWithinSpec</b>	30
<b>Mean</b>	1.225	<b>NOutsideSpec</b>	0
<b>StdDev</b>	5.771E-03	<b>90%</b>	1.231
<b>25%</b>	1.219	<b>Range</b>	21.000E-03
<b>Mean+3*StdDev</b>	1.242	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	2.0216
<b>Mean-3*StdDev</b>	1.208	<b>Cpl</b>	2.5953
<b>Cpk</b>	1.4478	<b>Cpu</b>	1.4478
<b>Skew</b>	-0.5134		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662RO OM: N/A	MS1136	SP6690	_	CHAR	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE _FT_00.11/06/2006	-	0

Conditions

temp  
25

Data: Raw Data



Statistics: (uA)

<b>Min</b>	14.800	<b>StatLow</b>	N/A
<b>Max</b>	15.780	<b>NWithinSpec</b>	30
<b>Mean</b>	15.452	<b>NOutsideSpec</b>	0
<b>StdDev</b>	230.981E-03	<b>90%</b>	15.740
<b>25%</b>	15.330	<b>Range</b>	980.000E-03
<b>Mean+3*StdDev</b>	16.145	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	14.759	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	-0.7060		
<b>StatHigh</b>	N/A		


Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
SILANCA10028C HARROOM: N/A	MS1136	SP6690	-	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F - T_00.11/06/2006	-	0

Conditions

**TEMP**  
25C

Data: Raw Data



Statistics: (uA)

<b>Min</b>	20.210	<b>StatLow</b>	N/A
<b>Max</b>	21.440	<b>NWithinSpec</b>	30
<b>Mean</b>	20.796	<b>NOutsideSpec</b>	0
<b>StdDev</b>	309.322E-03	<b>90%</b>	21.295
<b>25%</b>	20.570	<b>Range</b>	1.230
<b>Mean+3*StdDev</b>	21.724	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	19.868	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.5751		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662RO OM: N/A	MS1136	SP6690	_	CHAR	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE _FT_00.11/06/200	- 6	0

Conditions

temp

25

Data: Raw Data



Statistics: (%)

<b>Min</b>	-105.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	-38.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	-81.867E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	13.572E-03	<b>90%</b>	-65.500E-03
<b>25%</b>	-89.000E-03	<b>Range</b>	67.000E-03
<b>Mean+3*StdDev</b>	-41.152E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	-122.581E-03	<b>Cpl</b>	2.4103
<b>Cpk</b>	2.4103	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.9609		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
SILANCA10028C HARROOM: N/A	MS1136	SP6690	-	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F - T_00.11/06/2006	-	0

Conditions

TEMP

25C

Data: Raw Data



**Statistics: (%)**

<b>Min</b>	-67.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	-28.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	-47.767E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	11.676E-03	<b>90%</b>	-36.500E-03
<b>25%</b>	-59.000E-03	<b>Range</b>	39.000E-03
<b>Mean+3*StdDev</b>	-12.739E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	-82.794E-03	<b>Cpl</b>	3.7752
<b>Cpk</b>	3.7752	<b>Cpu</b>	>4.0000
<b>Skew</b>	-0.1162		
<b>StatHigh</b>	N/A		

**Attributes**


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662RO OM: N/A	MS1136	SP6690	_	CHAR	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_FT_00.11/06/2006	-	0

**Conditions**

**temp**

25

Data: Raw Data



Statistics: (mV)

<b>Min</b>	143.000	<b>StatLow</b>	N/A
<b>Max</b>	152.000	<b>NWithinSpec</b>	30
<b>Mean</b>	147.333	<b>NOutsideSpec</b>	0
<b>StdDev</b>	2.249	<b>90%</b>	149.500
<b>25%</b>	146.000	<b>Range</b>	9.000
<b>Mean+3*StdDev</b>	154.080	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	140.587	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	-0.1747		
<b>StatHigh</b>	N/A		

Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
SILANCA10028C HARROOM: N/A	MS1136	SP6690	-	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F - T_00.11/06/2006	-	0


Conditions

**TEMP**

25C

Data: Raw Data





Statistics: (mV)

<b>Min</b>	143.000	<b>StatLow</b>	N/A
<b>Max</b>	154.000	<b>NWithinSpec</b>	30
<b>Mean</b>	148.600	<b>NOutsideSpec</b>	0
<b>StdDev</b>	3.013	<b>90%</b>	152.000
<b>25%</b>	147.000	<b>Range</b>	11.000
<b>Mean+3*StdDev</b>	157.638	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	139.562	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	-0.3976		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662RO OM: N/A	MS1136	SP6690	_	CHAR	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE _FT_00.11/06/2006	-	0

Conditions

temp

25

Data: Raw Data



Statistics: (uA)

<b>Min</b>	110.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	240.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	165.667E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	33.598E-03	<b>90%</b>	215.000E-03
<b>25%</b>	140.000E-03	<b>Range</b>	130.000E-03
<b>Mean+3*StdDev</b>	266.462E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	64.872E-03	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.3867		
<b>StatHigh</b>	N/A		

Attributes


Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
SILANCA10028C HARROOM: N/A	MS1136	SP6690	-	char	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE_F - T_00.11/06/2006	-	0

Conditions

**TEMP**

25C

Data: Raw Data



Statistics: (uA)

<b>Min</b>	120.000E-03	<b>StatLow</b>	N/A
<b>Max</b>	240.000E-03	<b>NWithinSpec</b>	30
<b>Mean</b>	178.667E-03	<b>NOutsideSpec</b>	0
<b>StdDev</b>	31.484E-03	<b>90%</b>	225.000E-03
<b>25%</b>	150.000E-03	<b>Range</b>	120.000E-03
<b>Mean+3*StdDev</b>	273.120E-03	<b>NOutsideSpec</b>	0
<b>ev</b>		<b>Cp</b>	>4.0000
<b>Mean-3*StdDev</b>	84.214E-03	<b>Cpl</b>	>4.0000
<b>Cpk</b>	>4.0000	<b>Cpu</b>	>4.0000
<b>Skew</b>	0.1670		
<b>StatHigh</b>	N/A		

Attributes

Lot: Wafers	Maskset ID	Device	Device Rev	Operation	Foundry	Process	Date Tested	Tester	Test Program	Sequence	Retest
HVA98662RO OM: N/A	MS1136	SP6690	_	CHAR	Hillview	N/A	06-NOV-2006	ETS500D	SP6690_SINGLE _FT_00.11/06/2006	-	0

Conditions

temp

25

Data: Raw Data



## Reliability and Qualification Report

# **Silan BP1 Process Reliability Qualification using the SPX1117**

Prepared By: Salvador Wu & Greg West  
QA Engineering  
Date: September 15, 2006

Reviewed By: Fred Claussen  
VP Quality & Reliability  
Date: September 15, 2006

## Table Of Contents

Title Page	1
Table Of Contents	2
Device Description	2
Pin Out	2
Manufacturing Information	2
Package Information	2
Reliability Test Summary	3
Life Test Data	3
FIT Data Calculations	3
MTBF Data Calculations	4
3L SOT 223 Pb Free Package Qualification Addendum	4

### Device Description:

The SPX1117 is a low power positive-voltage regulator designed to satisfy moderate power requirements with a cost effective, small footprint solution. This device is an excellent choice for use in battery-powered applications and portable computers. The SPX1117 features very low quiescent current and a low dropout voltage of 1.1V at a full load. As output current decreases, quiescent current flows into the load, increasing efficiency. SPX1117 is available in adjustable or fixed 1.5V, 1.8V, 2.5V, 2.5V, 2.85V, 3.0V, 3.3V and 5V output voltages.

The SPX1117 is offered in several 3-pin surface mount packages: SOT-223, TO-252, TO-220 and TO-263. An output capacitor of 10 $\mu$ F provides unconditional stability while a smaller 2.2 $\mu$ F capacitor is sufficient for most applications.

### Manufacturing Information:

Product: SPX1117 BP1 Products

Description: 800mA LDO

Mask Set: MS1557 AY

Lot Number(s): SPXBP10C010TC,  
SPXBP1C011TC, SPXBP1C014TC


Process: silan-bp1

Wafer Fab: Silan

### Package Information:

Package Type: SOT 223

Package Code:: JEDEC





## **Reliability Qualification Test Summary:**

<b>Stress Level</b>	<b>Device</b>	<b>Lot Number</b>	<b>Burn-In Temp</b>	<b>Sample Size</b>	<b>No. Fail</b>
168Hrs	SPX1117	SPXBP10C0 10TC	125 °C	77	0
168Hrs	SPX1117	SPXBP1C01 1TC	125 °C	77	0
168Hrs	SPX1117	SPXBP1C01 4TC	125 °C	77	0
1000Hrs	SPX1117	SPXBP10C0 10TC	125 °C	77	0
1000Hrs	SPX1117	SPXBP1C01 1TC	125 °C	77	0
1000Hrs	SPX1117	SPXBP1C01 4TC	125 °C	77	0

### **Life Test**

Life testing is conducted to determine if there are any fundamental reliability related failure mechanism(s) present in the device.

These failure mechanisms can be divided roughly into four groups:

1. Process or die related failures such as oxide defects, metallization defects, and diffusion defects.
2. Assembly related failures such as chip mount defects, wire bond defects, molding defects, and trim/form/singulation defects.
3. Design related defects.
4. Miscellaneous, undetermined, or application induced failures.

### **125C Operating Life Test Results**

As part of the Sipex design qualification program, the Product/Reliability Engineering group subjected 231 parts to 168 hours and 1000 hours of 125° C life stress testing.

#### ***168 Hour Timepoint***

The 231 parts were subjected to the life test profile and completed the stress with no failures.

#### ***1000 Hour Timepoint***

231 parts were reintroduced to life stress testing, completing the 1000 hour HTOL time point without any failures or significant shifts in process parameters

### **FIT Rate Calculations**

FIT rate (failures in time) is the predicted number of failures per billion device hours.

This predicted value is based upon,



- The Life Test conditions summarized in the HTOL table (time/temperature, device quantity, failure quantity).
- The Activation Energy ( $E_a$ ) for potential failure modes. The weighted Activation Energy ( $E_a$ ) of observed failure mechanisms for Sipex products has been determined to be 0.8eV.

Based on the above criteria SPX1117 product FIT rates for 25°, 55°, and 70°C of operation at 60% and 90% confidence levels have been calculated and listed below.

**FIT Failure Rates: SPX1117 BP1 Silan Process**

Confidence Level	+25°C	+55°C	+70°C
60%	1.9	28.7	94.5
90%	4.5	69.8	229.6

1 FIT = 1 Failure per Billion Device-Hours

**MTBF Calculation: SPX1117 BP1 Silan Process**

Confidence Level	+25°C	+55°C	+70°C
60%	5.37E+08	3.48E+07	1.06E+07
90%	2.21E+08	1.43E+07	4.36E+06

**ESD Testing**

Human Body Model ESD – 45 units were subjected to Human Body Model ESD testing at +/- 2KV. All units passed.

Machine Model ESD – 45 units were subjected to Human Body Model ESD testing at +/- 200V. All units passed.

**Early Life Failure Rate Testing**

Early Life Test – 600 units were subject to Early Life test. All units passed

**Additional Reliability Tests**

77 of the units were placed on Unbiased HAST testing, 77 of the units were placed on Thermal Shock testing, and 77 on -65C/+150C Temperature Cycle testing. All units passed testing as summarized in the following table.

Test	Condition	Time	Sample Size	# of rejects
TEMP. Cycles	-65C/+150C	500 Cycles	77	0
HAST Unbiased	130C/85%RH	96hrs	77	0
Thermal Shock	-65C/+150C	500 Cycles	77	0

## SP6691 2 Cell Alkaline to 4 WLEDs with IOUT = 20mA

**Date:** June 21, 2006

**Designed by:** Brian Kennedy

**Part Number:** SP6691EK

**Application Description:** 2 Cell Boost to 13V - 14V out at 20mA


**Electrical Requirements:**

Input Voltage	1.8V to 3.2V
Output Voltage	13V to 14V
Output Current	20mA

**Circuit Description:**

This application has been designed for 2 cell alkaline battery inputs with 13V to 14V outputs driving White LEDs that require improved efficiency, small size and moderate output ripple. The input voltage range is from 1.8V to 3.2V and is boosted to a 13V to 14V output. All the external components have been optimized for an output current of approximately 20mA and have been laid out to optimize for small size and to increase efficiency.

This report includes the application schematic complete with component part numbers and figures 1-9 illustrating electrical performance of the design.



**Application Schematic**






Figure 1: Efficiency Graph




Figure 2: VOUT Regulation Graph




Figure 3: Output Ripple




Figure 4: Output Ripple




Figure 5: Output Ripple







Figure 6: Output Ripple



**Figure 7: Output Ripple**



**Figure 8: Output Ripple**



**Figure 9: Output Ripple**

## High Voltage Boost Regulator with Voltage Doubler

**Date:** Sept 19, 2006

**Designed by:** Matthew Szaniawski (mszaniawski@sipex.com)

**Part Number:** SP6691


**Application Description:** High voltage boost regulator with charge pump voltage doubler

**Electrical Requirements:**


Input Voltage	1V to 5V
Output Voltage	up to 60V and 1/2V <sub>OUT</sub> (also available)
Output Current	1uA to 5mA

**Circuit Description:**


This circuit has been designed to provide a high output voltage with a lower voltage boost regulator by adding a charge pump circuit. This circuit can take a standard 34V boost regulator and make it a 68V boost regulator if needed. All of the testing was done on a V<sub>OUT</sub> of 43V to demonstrate circuit operation. The other benefit of this circuit is that at the voltage at capacitor C3 is roughly 1/2 V<sub>OUT</sub>. This report includes application schematic, complete Bill of materials and figures 1 through 7 illustrating electrical performance of the design.




Schematic for SP6691@ 43V<sub>OUT</sub>




**Figure 1.** Typical VOUT Ripple at 2VIN and 43VOUT




**Figure 2.** Typical VOUT Ripple at 3VIN and 43VOUT




**Figure 3.** Switch node pin 1 heavy load




**Figure 4.** Switch node pin 1 no load



**Figure 5.** Maximum output current at 1VIN



**Figure 6.** Maximum output current at 2VIN



**Figure 7.** Maximum output current at 3VIN

Evaluation List of Materials							3/3/2006
Line No.	Ref. Des.	Qty.	Manuf.	Manuf. Part Number	Layout Size	Component	Vendor Phone Number
2	U1	1	Sipex	SP6691EK	SOT-23-5	Boost regulator	978-667-7800
3	DS	1	On Semi	MBR530	SOD-323	Schottky Diode	
4	L1	1	Murata	LQH32CN100K21	3.2X2.5X2mm	10uH Inductor	770-436-1300
5	C3 C4 C5	3	Murata	GRM43ER71H225K	1206	2.2uF Ceramic X7R 50V	770-436-1300
7	C1	1	Murata	GRM1885C1H560JA01B	603	56pF Capacitor	770-436-1300
8	DS1 DS2	1	Central Semi	BAT54C	SOT-23	Dual Diode Schottky	
9	R1	1	Panasonic	ERJ-3EKF1005V	0603	1M Ohm Thick Film Res 1%	800-344-4539
10	R2	1	Panasonic	ERJ-3EKF2992V	0603	29.9K Ohm Thick Film 1%Res 1%	800-344-4539
11	C4	1	Murata	GRM32RR71E225KC01B	1206	4.7uF capacitor	770-436-1300

**Figure 8. Bill Of Materials**

## SP6691 : 12V input to 30V output at 40mA

**Designed by:** Brian Kennedy

**Part Number:** SP6691EK

**Application Description:** 12V input to 30V output at 40mA


**Electrical Requirements:**

Input Voltage	12V
Output Voltage	30V
Output Current	40mA

**Circuit Description:**


This application has been designed for 12V input to 30V output at about 40mA load with low output ripple. The SP6691 is a DC/DC switching regulator that can boost from an input as high as 13.5V to an output up to 30V, using 10uH inductor, internal charge switch, external schottky diode and relatively small input and output capacitors. The SP6691 uses Pulse Frequency Modulation (PFM) control for low 20uA quiescent current and a simple comparator driven voltage mode output control that can work with ceramic, tantalum or electrolytic capacitors without any external compensation components needed. The results were a relatively low output ripple for the large 30V output level, which can be very useful for tuner or other low noise applications. To lower the ripple, an additional 3.3uF ceramic capacitor can be added to the output or if cost is more of a concern than size, a 22uF electrolytic can be added. This report includes data in figures 1-6 showing the input and output ripple for the various output capacitors added as well as efficiency data and BOM.

**Schematic:**




Vin	Iin	Vout	Iout	Ripple	Effi
(V)	(mA)	(V)	(mA)	(mV)	(%)
12.0	3.28	30.56	1.00	430	77.6
12.0	32.13	30.79	10.00	480	79.9
12.0	64.30	30.92	20.00	500	80.1
12.0	95	30.95	30.03	304	81.5
12.0	126	30.71	40.00	356	81.2


**Table 1:** Ripple & Efficiency Data




**Figure 1:** Efficiency Curve



**Figure 2:** Ripple with 25mA load



**Figure 3:** Ripple with 30mA Load



**Figure 4:** Ripple with 40mA Load






Figure 5. Ripple with  $C_{out} = 2$  parallel  $3.3\mu F$  Cer.




Figure 6. Ripple with  $C_{out} = 1\mu F$  cer. in parallel with  $22\mu F$  Aluminum Electrolytic

Table 2. BOM

SP6691 Evaluation Board Rev. 00 List of Materials							3/23/07
Line No.	Ref. Des.	Qty.	Manuf.	Manuf. Part Number	Layout Size	Component	Vendor Phone Number
2	U1	1	Sipex	SP6691EK	SOT-23-5	Boost regulator	408-934-7500
3	DS	1	On Semi	MBR540	SOD-323	Schottky Diode 0.5A 40V	
4	L1	1	Murata	LQH32CN100K21	3.2x2.5x1.55mm	10uH Inductor	770-436-1300
5	Cin	3	Murata	-	0805	4.7uF Ceramic X5R 25V	770-436-1300
7	C3	1	Murata	-	603	47pF Capacitor	770-436-1300
9	R1	1	Any	-	0603	1M Ohm Thick Film Res 1%	-
10	R2	1	Any	-	0603	42.2K Ohm Thick Film 1%Res 1%	-
11	COUT	1	TDK	-	1210	3.3uF X5R	-
11	COUT	1	TDK	-	1206	1uF X5R	-
11	COUT	1	Any	-	-	22uF Al EI	-

For further assistance:

Email: [Sipexsupport@sipex.com](mailto:Sipexsupport@sipex.com)  
WWW Support page: <http://www.sipex.com/content.aspx?p=support>  
Sipex Application Notes: <http://www.sipex.com/applicationNotes.aspx>



## Sipex Corporation

**Headquarters and  
Sales Office**  
233 South Hillview Drive  
Milpitas, CA95035  
tel: (408) 934-7500  
faX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

## SP6136: 12V input to 3.3V output at 15A

**Designed by:** Shahin Maloyan

**Part Number:** SP6136ER1

**Application Description:** 12V input to 3.3V output at 15mA

**Electrical Requirements:**


Input Voltage	12V
Output Voltage	3.3V
Output Current	15A
Step Load	60mV response to 15A step

**Circuit Description:**

This buck converter has been designed to provide 3.3V output at 15A with a low 60mV transient response to a 15A step. The SP6136 is a high performance buck regulator controller that provides all necessary functions required by a buck regulator: over-current protection, power-good output, adjustable UVLO and Enable input. High switching frequency (600kHz) minimizes solution cost and size.

This report includes the application schematic complete with component part numbers and figures 1-4 illustrating electrical performance of the design.


**Schematic:**




Title			<Title>
Size	Document Number	Rev	
A	<Doc>	<Rev Code>	
Date:	Thursday, March 22, 2007	Sheet	1 of 1

Vin (V)	Iin (A)	Vout (V)	Iout (A)	Efficiency(%)
12.000	0.098	3.335	0	
12.000	0.240	3.335	0.5	57.9
12.000	0.383	3.335	1	72.5
12.000	0.672	3.335	2	82.7
12.000	1.254	3.335	4	88.6
12.000	1.835	3.335	6	90.8
12.000	2.422	3.336	8	91.8
12.000	3.019	3.336	10	92
12.000	3.324	3.336	11	92
12.000	3.630	3.336	12	91.9
12.000	4.247	3.337	14	91.6
12.000	4.562	3.337	15	


**Table 1:** Efficiency and regulation Data




**Figure 1:** Hiccup at Overcurrent  
Ch1: Vin, ch2: Vout, ch3: Iout



**Figure 2.** 60mV response to 0-15A Step  
Ch1: Vin, ch2: Vout, ch3: Iout




**Figure 3.** Startup at no Load  
Ch1: Vin, ch2: Vout, ch3: Iout



**Figure 4.** Startup at 15A  
Ch1: Vin, ch2: Vout, ch3: Iout

# Circuit Schematic



For further assistance:

Email: [Sipexsupport@sipex.com](mailto:Sipexsupport@sipex.com)  
WWW Support page: <http://www.sipex.com/content.aspx?p=support>  
Sipex Application Notes: <http://www.sipex.com/applicationNotes.aspx>



## **Sipex Corporation**


**Headquarters and  
Sales Office**  
233 South Hillview Drive  
Milpitas, CA95035  
tel: (408) 934-7500  
faX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.




# SP6691EB Evaluation Board Manual

- Ideal for series white LED driver
- High output voltage, up to 30V
- Low quiescent current: 20uA
- Ultra low shutdown current: 10nA
- High Efficiency: up to 80%
- SOT23-5 Package & SMT components for small, low profile Power Supply



## DESCRIPTION AND BOARD SCHEMATIC

The **SP6691EB Evaluation Board** is designed to help the user evaluate the performance of the SP6691EB as a series white LED driver. The evaluation board is a completely assembled and tested surface mount board which provides easy probe access points to all SP6691EB Inputs and Outputs so that the user can quickly connect and measure electrical characteristics and waveforms.





## USING THE EVALUATION BOARD

### 1) Powering Up the SP6691EB Circuit

The SP6691EB Evaluation Board can be powered from inputs from a +1.2V to +5.0V. Connect with short leads directly to the “VIN” and “GND” posts. Monitor the Output Voltage and connect the Load between the “VOUT” post and the “GND” post.

### 2) Using the J1 Jumper: Enabling the SP6691EB Output and using the Shutdown Mode

The SP6691EB output will be enabled if the J1 Jumper is in the bottom or pin 1 to 2 position. If J1 is in the pin 2 to 3 or top position, the Shutdown pin is brought to GND, which puts the SP6691EB in the low quiescent Shutdown Mode.

### 3) Using the Posts

Since the part might get damaged when the output is open loop, two divider resistors ( $R_1=1M$ ,  $R_2=64.9K$ ) are used to provide the feedback loop and set the output voltage. For the white LEDs application, these two resistors ( $R_1$ ,  $R_2$ ) need to be removed from the evaluation board first to avoid over-voltage and then plug the white LED module between “VOUT” and “FB” posts. The bias resistor  $R_b$  should also be installed on the board.

### 4) Inductor Selection

For SP6691EB, the internal switch will be turned off only after the inductor current reaches the typical dc current limit ( $I_{LIM}=450mA$ ). However, there is typically propagation delay of 200nS between the time when the current limit is reached and when the switch is actually turned off. During this 200nS delay, the peak inductor current will increase, exceeding the current limit by a small amount. The peak inductor current can be estimated by:

$$I_{pk} = I_{LIM} + \frac{V_{in(max)}}{L} \cdot 200nS$$

The larger the input voltage and the lower the inductor value, the greater the peak current.

In selecting an inductor, the saturation current specified for the inductor needs to be greater than the SP6691EB peak current to avoid saturating the inductor, which would result in a loss in efficiency and could damage the inductor.

Choosing an inductor with low DCR decreases power losses and increase efficiency.

Refer to Table 1 for some suggested low ESR inductors.

Table 1. Suggested Low ESR inductor

MANUFACTURE	PART NUMBER	DCR ( $\Omega$ )	Current Rating (mA)
MURATA 770-436-1300	LQH32CN100K11 (10uH)	0.3	450
TDK 847-803-6100	NLC453232T-100K (22uH)	0.55	500

### 5) Diode Selection

A schottky diode with a low forward drop and fast switching speed is ideally used here to achieve high efficiency. In selecting a Schottky diode, the current rating of the schottky diode should be larger than the peak inductor current. Moreover, the reverse breakdown voltage of the schottky diode should be larger than the output voltage.

### 6) Capacitor Selection

Ceramic capacitors are recommended for their inherently low ESR, which will help produce low peak to peak output ripple, and reduce high frequency spikes.

For the typical application, 4.7uF input capacitor and 2.2uF output capacitor are sufficient. The input and output ripple could be further reduced by increasing the value of the input and output capacitors. Place all the capacitors as close to the SP6691EB as possible for layout. For use as a voltage source, to reduce the output ripple, a small feedforward (47pF) across the top feedback resistor can be used to provide sufficient overdrive for the error comparator, thus reducing the output ripple.

Refer to Table 2 for some suggested low ESR capacitors.

Table 2. Suggested Low ESR capacitor

MANUFACTURE	PART NUMBER	CAP /VOLTAGE	SIZE /TYPE
MURATA 770-436-1300	GRM32RR71E 225KC01B	2.2uF /25V	1210 /X5R
MURATA 770-436-1300	GRM31CR61A 475KA01B	4.7uF /10V	1206 /X5R
TDK 847-803-6100	C3225X7R1E 225M	2.2uF /25V	1210 /X7R
TDK 847-803-6100	C3216X5R1A 475K	4.7uF /10V	1206 /X5R

### 7) LED Current Program

In the white LEDs application, the SP6691EB is generally programmed as a current source. The bias resistor  $R_b$  is used to set the operating current of the white LED using the equation:

$$R_b = \frac{V_{FB}}{I_F}$$

where  $V_{FB}$  is the feedback pin voltage (1.22V),  $I_F$  is the operating current of the White LEDs. In order to achieve accurate LED current, 1% precision resistors are recommended. Table 3 below shows the  $R_b$  selection for different white LED currents. For example, to set the operating current to be 20mA,  $R_b$  is selected as 60.4 Ohm, as shown in the schematic.

Table 3. Bias Resistor Selection

$I_F$ (mA)	$R_b$ ( $\Omega$ )
5	243
10	121
12	102
15	80.6
20	60.4

### 8) Vout Programming

The SP6691EB can be programmed as either a voltage source or a current source. To program the SP6691 as voltage source, the SP6691 requires 2 feedback resistors  $R_1$  &  $R_2$  to control the output voltage. The formula for the resistor selection are shown below.

$$R_1 = \left( \frac{V_{out}}{1.22} - 1 \right) \cdot R_2$$

### 9) Open Circuit Protection

When any white LED inside the white LED module fails or the LED module is disconnected from the circuit, the output and the feedback control will be open, thus resulting in a high output voltage, which may cause the SW pin voltage to exceed its maximum rating. In this case, a zener diode can be used at the output to limit the voltage on the SW pin and protect the part. The zener voltage should be larger than the maximum forward voltage of the White LED module.

### 10) Brightness Control

Dimming control can be achieved by applying a PWM control signal to the EN/PWM pin. The brightness of the white LEDs is controlled by increasing and decreasing the duty cycle of the PWM signal. A 0% duty cycle corresponds to zero LED current and a 100% duty cycle corresponds to full load current. While the operating frequency range of the PWM control is from 60Hz to 700Hz, the recommended maximum brightness frequency range of the PWM signal is from 60Hz to 200Hz. A repetition rate of at least 60Hz is required to prevent flicker. The magnitude of the PWM signal should be higher than the minimum SHDN voltage high.

### 11) Layout Consideration

Both the input capacitor and the output capacitor should be placed as close as possible to the IC. This can reduce the copper trace resistance which directly affects the input and output ripples. The feedback resistor network should be kept close to the FB pin to minimize copper trace connections that can inject noise into the system. The ground connection for the feedback resistor network should connect directly to the GND pin or to an analog ground plane that is tied directly to the GND pin. The inductor and the schottky diode should be placed as close as possible to the switch pin to minimize the noise coupling to the other circuits, especially the feedback network.

## POWER SUPPLY DATA

For the standard evaluation board (4x20mA series white LEDs application), in which the output voltage is around 15V and output current is 20mA, the power supply data is provided in Fig 1. to Fig. 4. The white LEDs used here were from LUMEX (Part Number: SML-LX2832UWC-TR).




Fig. 1 Efficiency vs Input Voltage




Fig. 2 Average  $I_o$  vs SHDN duty cycle




Fig. 3 Typical Switching Waveform ( $V_{in}=3.3V$ )




Fig. 4 Output Ripple ( $V_{in}=2.7V$ )

# EVALUATION BOARD LAYOUT




FIGURE 1: SP6691EB COMPONENT PLACEMENT




FIGURE 2: SP6691EB PC LAYOUT TOP SIDE




FIGURE 3: SP6691EB PC LAYOUT BOTTOM SIDE

