

February 1985


## OBJECTIVE SPECIFICATIONS

## 8-Bit Addressable Latches

### Features

- 8-Bit parallel-out storage register performs serial-to-parallel conversion with storage
- Asynchronous parallel clear
- Active high decoder
- Enable/Disable input simplifies expansion
- Expandable for N-bit applications
- Four distinct functional modes
- Function, pin-out, speed and drive compatibility with 54/74LS logic family
- Low power consumption characteristic of CMOS
- High-Drive-Current outputs:  
 $I_{OL} = 8 \text{ mA} @ V_{OL} = 0.5\text{V}$
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:  
74HCTLS:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$   
54HCTLS:  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

### Pin Configuration



0098-1

### Function Table

Inputs		Output of Addressed Latch	Each Other Output	Function
CLR	G			
H	L	D	$Q_{i0}$	Addressable Latch
H	H	$Q_{i0}$	$Q_{i0}$	Memory
L	L	D	L	8-Line Demultiplexer
L	H	L	L	Clear

D = the level at the data input.  
 $Q_{i0}$  = the level of  $Q_i$  ( $i = Q, 1, \dots, 7$ , as appropriate) before the indicated steady-state input conditions were established.

### Description

The '259 is a high-speed addressable latch designed for general purpose storage applications in digital systems. It can be used for implementing working registers, serial-holding registers and active-high decoders or demultiplexers.

The '259 has four distinct modes of operation that are selected via the clear ( $\overline{\text{CLR}}$ ) and enable ( $\overline{\text{G}}$ ) inputs: 1) addressable latch; 2) memory; 3) active-high eight-channel demultiplexer; and 4) clear.

In the addressable latch mode, data on the data input (D) is written into the addressed latch. In this mode, data will be written into the addressed latch with all non-addressed latches remaining in their previous states.

In the memory mode, all latches remain in their previous state and are unaffected by the data or address inputs.

In the demultiplexing mode, addressed outputs will follow the state of the D input and all other outputs will remain low.

In the clear mode, all outputs are low and unaffected by the address and data inputs.


Fabricated using Zytrex's proprietary ICE-MOS process, these devices provide speeds and drive capability equivalent to their LSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

### Latch Selection Table

Select Inputs			Latch Addressed
S2	S1	S0	
L	L	L	0
L	L	H	1
L	H	L	2
L	H	H	3
H	L	L	4
H	L	H	5
H	H	L	6
H	H	H	7

## Logic Diagram



0098-2

### Absolute Maximum Ratings\*

Supply Voltage Range, $V_{CC}$ .....	-0.5V to 7V
DC Input Diode Current, $I_{IK}$ ( $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ ) .....	$\pm 20$ mA
DC Output Diode Current, $I_{OK}$ ( $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ ) .....	$\pm 20$ mA
Continuous Output Current Per Pin, $I_O$ ( $-0.5V < V_O < V_{CC} + 0.5V$ ) .....	$\pm 35$ mA
Continuous Current Through $V_{CC}$ or GND pins .....	$\pm 125$ mA
Storage Temperature Range, $T_{STG}$ ..	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Power Dissipation Per Package, $P_D$ † .....	500 mW

\*Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

†Power Dissipation temperature derating:  
Plastic Package (N):  $-12$  mW/ $^\circ\text{C}$  from  $65^\circ\text{C}$  to  $85^\circ\text{C}$   
Ceramic Package (J):  $-12$  mW/ $^\circ\text{C}$  from  $100^\circ\text{C}$  to  $125^\circ\text{C}$

### Recommended Operating Conditions

Supply Voltage, $V_{CC}$ .....	4.5V to 5.5V
DC Input & Output Voltages*, $V_{IN}, V_{OUT}$ .....	0V to $V_{CC}$
Operating Temperature Range	ZX74HCTLS: $-40^\circ\text{C}$ to $+85^\circ\text{C}$ ZX54HCTLS: $-55^\circ\text{C}$ to $+125^\circ\text{C}$
Input Rise & Fall Times, $t_r, t_f$ .....	Max 500 ns

\*Unused inputs must always be tied to an appropriate logic voltage level (either  $V_{CC}$  or GND)

## DC Electrical Characteristics (V<sub>CC</sub> = 5V ± 10% Unless Otherwise Specified)

Symbol	Parameter	Test Conditions	T <sub>A</sub> = 25°C		74HCTL5	54HCTL5	Unit
			Typ	Guaranteed Limits			
V <sub>IH</sub>	Minimum High-Level Input Voltage			2.0	2.0	2.0	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage			0.8	0.8	0.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>O</sub> = -20 μA I <sub>O</sub> = -4 mA	V <sub>CC</sub> 4.2	V <sub>CC</sub> - 0.1 3.98	V <sub>CC</sub> - 0.1 3.84	V <sub>CC</sub> - 0.1 3.7	V
V <sub>OL</sub>	Maximum Low-Level Output Voltage	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>O</sub> = 20 μA I <sub>O</sub> = 4 mA I <sub>O</sub> = 8 mA	0	0.1 0.26 0.39	0.1 0.33 0.5	0.1 0.4	V
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> = V <sub>CC</sub> or GND		±0.1	±1.0	±1.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current	V <sub>IN</sub> = V <sub>CC</sub> or GND I <sub>OUT</sub> = 0 μA		8.0	80.0	160.0	μA

## AC Electrical Characteristics (Input t<sub>r</sub>, t<sub>f</sub> ≤ 6 ns, HCTL5259)


Symbol	Parameter	Conditions†	T <sub>A</sub> = 25°C V <sub>CC</sub> = 5.0V		74HCTL5	54HCTL5	Unit
			Typ	Guaranteed Limits			
t <sub>PHL</sub>	Maximum Propagation Delay, CLR to any Q	C <sub>L</sub> = 50 pF	22	30	37	45	ns
t <sub>PLH</sub>	Maximum Propagation Delay, Data to any Q		20	27	34	41	ns
t <sub>PHL</sub>	Maximum Propagation Delay, Address to any Q		26	34	43	51	ns
t <sub>PLH</sub>	Maximum Propagation Delay, G to any Q		22	30	37	45	ns
t <sub>PHL</sub>	Minimum Pulse Width		8	10	13	15	ns
t <sub>su</sub>	Minimum Setup Time, Data or Address before G ↑		8	10	13	15	ns
t <sub>h</sub>	Minimum Hold Time, Data or Address after G ↑		0	0	0	0	ns
C <sub>IN</sub>	Maximum Input Capacitance		5			pF	
C <sub>PD</sub>	Power Dissipation Capacitance*		80			pF	

\*C<sub>PD</sub> determines the no-load dynamic power dissipation: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> f + I<sub>CC</sub> V<sub>CC</sub>.

†For AC switching test circuits and timing waveforms see section 2.


14-Pin Packages

Plastic Package



DIM	Millimeters		Inches	
	Min	Max	Min	Max
A	3.81	5.08	0.150	0.200
B	0.38	0.58	0.015	0.023
B <sub>1</sub>	1.40	1.78	0.055	0.070
C	0.20	0.38	0.008	0.015
D	18.16	19.56	0.715	0.770
E	6.10	7.49	0.240	0.295
E <sub>1</sub>	7.62	10.03	0.300	0.395
F	2.54		0.100	
L	3.18	4.19	0.125	0.165
Q	0.51	1.02	0.020	0.040
S	1.91	2.29	0.075	0.090


Ceramic Package



DIM	Millimeters		Inches	
	Min	Max	Min	Max
A	—	5.08	—	0.200
B	0.38	0.58	0.015	0.023
B <sub>1</sub>	1.40	1.78	0.055	0.070
C	0.20	0.38	0.008	0.015
D	19.05	19.94	0.750	0.785
E	6.10	7.49	0.240	0.295
E <sub>1</sub>	7.62	10.03	0.300	0.395
F	2.54		0.100	
L	3.18	4.19	0.125	0.165
Q	0.51	1.02	0.020	0.040
S	1.91	2.29	0.075	0.090


16-Pin Packages

Plastic Package



DIM	Millimeters		Inches	
	Min	Max	Min	Max
A	3.81	4.32	0.150	0.170
B	0.38	0.58	0.015	0.023
B <sub>1</sub>	1.40	1.78	0.055	0.070
C	0.20	0.38	0.008	0.015
D	19.05	19.94	0.750	0.785
E	6.10	7.49	0.240	0.295
E <sub>1</sub>	7.62	8.89	0.300	0.350
F	2.54		0.100	
L	3.18	4.19	0.125	0.165
Q	0.51	1.02	0.020	0.040
S	1.91	2.29	0.075	0.090


Ceramic Package



DIM	Millimeters		Inches	
	Min	Max	Min	Max
A	—	5.08	—	0.200
B	0.38	0.58	0.015	0.023
B <sub>1</sub>	1.40	1.78	0.055	0.070
C	0.20	0.38	0.008	0.015
D	19.05	19.94	0.750	0.785
E	6.10	7.49	0.240	0.295
E <sub>1</sub>	7.62	10.03	0.300	0.395
F	2.54		0.100	
L	3.18	4.19	0.125	0.165
Q	0.51	1.02	0.020	0.040
S	1.51	1.14	0.020	0.045


20-Pin Packages

Plastic Package



DIM	Millimeters		Inches	
	Min	Max	Min	Max
A	4.06	5.08	0.160	0.200
B	0.38	0.53	0.015	0.021
B <sub>1</sub>	1.14	1.52	0.045	0.060
C	0.20	0.38	0.008	0.015
D	25.65	27.18	1.010	1.070
E	6.10	6.60	0.240	0.260
E <sub>1</sub>	7.77	8.89	0.306	0.350
F	2.54		0.100	
L	3.30	4.01	0.130	0.158
Q	0.38	0.89	0.015	0.035
S	1.85	1.93	0.073	0.076


Ceramic Package



DIM	Millimeters		Inches	
	Min	Max	Min	Max
A	4.06	5.08	0.160	0.200
B	0.38	0.53	0.015	0.021
B <sub>1</sub>	1.14	1.52	0.045	0.060
C	0.20	0.38	0.008	0.015
D	25.78	25.93	1.015	1.021
E	6.10	6.60	0.240	0.260
E <sub>1</sub>	7.77	7.98	0.306	0.314
F	2.54		0.100	
L	3.73	4.01	0.147	0.158
Q	0.38	0.89	0.015	0.035
S	0.51	1.14	0.020	0.045


24-Pin Packages

Plastic Package



DIM	Millimeters		Inches	
	Min	Max	Min	Max
A	4.06	5.08	0.160	0.200
B	0.38	0.53	0.015	0.021
B <sub>1</sub>	1.14	1.52	0.045	0.060
C	0.20	0.38	0.008	0.015
D	31.24	32.13	1.230	1.265
E	6.10	6.60	0.240	0.260
E <sub>1</sub>	7.77	8.89	0.306	0.350
F	2.54		0.100	
L	3.30	4.01	0.130	0.158
Q	0.38	0.89	0.015	0.035
S	0.51	1.14	0.020	0.045

Ceramic Package



DIM	Millimeters		Inches	
	Min	Max	Min	Max
A	4.06	5.08	0.160	0.200
B	0.38	0.53	0.015	0.021
B <sub>1</sub>	1.14	1.52	0.045	0.060
C	0.20	0.38	0.008	0.015
D	31.50	32.64	1.240	1.285
E	7.24	7.75	0.285	0.305
E <sub>1</sub>	7.77	7.98	0.306	0.314
F	2.54		0.100	
L	3.73	4.01	0.147	0.158
Q	0.508	1.778	0.020	0.070
S	1.85	1.93	0.073	0.076