

Octal transceiver/register with dual enable; 3-state; inverting

74HL33651

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ±0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels

DESCRIPTION

The 74HL33651 consist of 8 inverting bus transceiver circuits with 3-state outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Data on the "A" or "B" or both buses, will be stored in the internal registers, at the appropriate clock inputs (CP_{AB} or CP_{BA}) regardless of the select inputs (S_{AB} and S_{BA}) or output enable (OE_{AB} and OE_{BA}) control inputs. Depending on the select inputs S_{AB} and S_{BA} data can directly go from input to output (real time mode) or data can be controlled by the clock (storage mode), this is when the OE_n inputs this operating mode permits. The output enable inputs OE_{AB} and OE_{BA} determine the operation mode of the transceiver. When OE_{AB} is LOW, no data transmission from A_n to B_n is possible and when OE_{BA} is HIGH, there is no data transmission from B_n to A_n possible. When S_{AB} and S_{BA} are in the real time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OE_{AB} and OE_{BA}. In this configuration each output reinforces its input.

The '651' is functionally identical to the '652', but has inverting data paths.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 2.0 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay A _n , B _n to B _n , A _n	C _L = 50 pF V _{CC} = 3.3 V	3.4	ns
f _{max}	maximum clock frequency		350	MHz
C _I	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per latch	notes 1 and 2	50	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is V_I = GND to V_{CC}.

ORDERING INFORMATION

TYPE NUMBER	PACKAGE			
	PINS	PIN POSITION	MATERIAL	CODE
74HL33651D	28	SO	plastic	SOT136-1
74HL33651DB	28	SSOP	plastic	SOT341-1
74HL33651PW	28	TSSOP	plastic	SOT361-1





PINNING

PIN	SYMBOL	NAME AND FUNCTION
1	OE _{AB}	output enable A to B input
2, 3, 4, 5, 10, 11, 12, 13	A ₀ to A ₇	'A' data inputs/outputs
6, 7, 8, 9	GND	ground (0 V)
14	OE _{BA}	output enable B to A input (active LOW)
15	S _{BA}	select 'B' to 'A' source input
16	CP _{BA}	'B' to 'A' clock input (Low-to-High, edge-triggered)
26, 25, 24, 23, 20, 19, 18, 17	B ₀ to B ₇	'B' data inputs/outputs
21, 22	V _{CC}	positive supply voltage
27	S _{AB}	select 'A' to 'B' source input
28	CP _{AB}	'A' to 'B' clock input (Low-to-High, edge-triggered)

PHGLS087


Octal transceiver/register with dual enable; 3-state;
inverting

74HL33651



Octal transceiver/register with dual enable; 3-state;
inverting

74HL33651



Octal transceiver/register with dual enable; 3-state;
inverting

74HL33651

FUNCTION TABLE

INPUTS						DATA I/O *		FUNCTION
OE _{AB}	$\overline{\text{OE}}_{\text{BA}}$	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}	$\overline{\text{A}}_0$ to $\overline{\text{A}}_7$	$\overline{\text{B}}_0$ to $\overline{\text{B}}_7$	
L L	H H	H or L ↑	H or L ↑	X X	X X	input	input	isolation store $\overline{\text{A}}$ and $\overline{\text{B}}$ data
X H	H H	↑ ↑	H or L ↑	X L	X X	input input	un* output	store A, hold B store A in both registers
L L	X L	H or L ↑	↑ ↑	X X	X L	un* output	input input	hold A, store B store B in both registers
L L	L L	X X	X H or L	X X	L H	output	input	real time $\overline{\text{B}}$ data to A bus stored $\overline{\text{B}}$ data to A bus
H H	H H	X H or L	X X	L H	X X	input	output	real-time $\overline{\text{A}}$ data to B bus stored $\overline{\text{A}}$ data to B bus
H	L	H or L	H or L	H	H	output	output	stored $\overline{\text{A}}$ data to B bus and stored $\overline{\text{B}}$ data to A bus

* The data output functions may be enabled or disabled by various signals at the OE_{AB} and $\overline{\text{OE}}_{\text{BA}}$ inputs. Data input functions are always enabled,

i.e., data at the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs.

un = unspecified
H = HIGH voltage level
L = LOW voltage level
X = don't care
↑ = LOW-to-HIGH level transition

Octal transceiver/register with dual enable; 3-state;
inverting

74HL33651

DC CHARACTERISTICS FOR 74HL33651

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".

 I_{CC} category: MSI**AC CHARACTERISTICS FOR 74HL33651**GND = 0 V; $t_r = t_f = 2.0$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V_{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t_{PHL}/t_{PLH}	propagation delay $\overline{A}_n, \overline{B}_n$ to $\overline{B}_n, \overline{A}_n$	-	19.5	-	22.4	ns	1.2 2.0 3.0	Fig.6
t_{PHL}/t_{PLH}	propagation delay CP _{AB} , CP _{BA} to $\overline{B}_n, \overline{A}_n$	-	23.2	-	26.8	ns	1.2 2.0 3.0	Fig.7
t_{PHL}/t_{PLH}	propagation delay S _{AB} , S _{BA} to $\overline{B}_n, \overline{A}_n$	-	24.4	-	28.0	ns	1.2 2.0 3.0	Fig.8
t_{PZH}/t_{PZL}	3-state output enable time OE _{AB} to \overline{B}_n	-	22.0	-	25.2	ns	1.2 2.0 3.0	Fig.9
t_{PHZ}/t_{PLZ}	3-state output disable time OE _{AB} to \overline{B}_n	-	17.5	-	20.2	ns	1.2 2.0 3.0	Fig.9
t_{PZH}/t_{PZL}	3-state output enable time \overline{OE}_{BA} to \overline{A}_n	-	22.0	-	25.2	ns	1.2 2.0 3.0	Fig.9
t_{PHZ}/t_{PLZ}	3-state output disable time \overline{OE}_{BA} to \overline{A}_n	-	17.5	-	20.3	ns	1.2 2.0 3.0	Fig.9
t_W	clock pulse width HIGH or LOW CP _{AB} or CP _{BA}	3.0 2.0	-	3.7 2.5	-	ns	2.0 3.0	Figs 6 and 8
t_{su}	set-up time $\overline{A}_n, \overline{B}_n$ to CP _{AB} , CP _{BA}	- 1.0	-	- 1.0	-	ns	1.2 2.0 3.0	Fig.7
t_h	hold time $\overline{A}_n, \overline{B}_n$ to CP _{AB} , CP _{BA}	- 1.0	-	- 1.0	-	ns	1.2 2.0 3.0	Fig.7
f_{max}	maximum clock pulse frequency	150 200	-	100 150	-	MHz	2.0 3.0	Fig.7

Octal transceiver/register with dual enable; 3-state; inverting

74HL33651

AC WAVEFORMS




Fig.6 Waveforms showing the input A_n, B_n to output B_n, A_n propagation delays and the output transition times.




Fig.7 Waveforms showing the A_n, B_n to CP_{AB}, CP_{BA} set-up and hold times, clock CP_{AB}, CP_{BA} pulse width, maximum clock pulse frequency and the CP_{AB}, CP_{BA} to output B_n, A_n propagation delays.




Fig.8 Waveforms showing the input S_{AB}, S_{BA} to output B_n, A_n propagation delay times and output transition times.




Fig.9 Waveforms showing the OE inputs (OE_{AB}, OE_{BA}) to outputs A_n, B_n enable and disable times and the input rise and fall times.


- Notes:
- (1) V_M = 0.6 V at V_{CC} = 1.2 V.
 V_M = 1.0 V at V_{CC} = 2.0 V.
 V_M = 1.5 V at V_{CC} = 3.0 V.
 - (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal transceiver/register with dual enable; 3-state;
inverting


74HL33651

APPLICATION INFORMATION


Real-time transfer; bus B to bus A




Real-time transfer; bus A to bus B




Store A, B or A and B
in one register



Transfer A stored data to B bus or B stored data
to A bus or both at the same time



Store bus A in both registers or
store bus B in both registers



Isolation

