



## 3.3V CMOS 18-BIT REGISTERED BUS TRANS- CEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16525

### FEATURES:

- 0.5 MICRON CMOS Technology
- Typical  $t_{sk(o)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ( $C = 200\text{pF}$ ,  $R = 0$ )
- $V_{cc} = 3.3V \pm 0.3V$ , Normal Range
- $V_{cc} = 2.7V$  to  $3.6V$ , Extended Range
- $V_{cc} = 2.5V \pm 0.2V$
- CMOS power levels ( $0.4\mu\text{W}$  typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in SSOP, TSSOP, and TVSOP packages


### DRIVE FEATURES:

- High Output Drivers:  $\pm 24\text{mA}$
- Suitable for heavy loads

### APPLICATIONS:

- 3.3V high speed systems
- 3.3V and lower voltage computing systems

### FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

APRIL 1999

## PIN CONFIGURATION

CLKENAB		1	56	SEL
OEAB		2	55	CLKAB
A1		3	54	B1
GND		4	53	GND
A2		5	52	B2
A3		6	51	B3
Vcc		7	50	Vcc
A4		8	49	B4
A5		9	48	B5
A6		10	47	B6
GND		11	46	GND
A7		12	45	B7
A8		13	44	B8
A9		14	43	B9
A10		15	42	B10
A11		16	41	B11
A12		17	40	B12
GND		18	39	GND
A13		19	38	B13
A14		20	37	B14
A15		21	36	B15
Vcc		22	35	Vcc
A16		23	34	B16
A17		24	33	B17
GND		25	32	GND
A18		26	31	B18
OEBA		27	30	CLK1BA
CLKENBA		28	29	CLK2BA

SSOP/ TSSOP/ TVSOP  
TOP VIEWABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-50 to +50	mA
Ik	Continuous Clamp Current, Vi < 0 or Vi > Vcc	±50	mA
Ik	Continuous Clamp Current, Vo < 0	-50	mA
Icc	Continuous Current through each Vcc or GND	±100	mA
Iss			

## NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc.

## CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	7	pF
COUT	Output Capacitance	VOUT = 0V	7	9	pF
CI/O	I/O Port Capacitance	VIN = 0V	7	9	pF

## NOTE:

- As applicable to the device type.

## PIN DESCRIPTION

Pin Names	Description
CLKAB	Clock Input for the A to B direction
CLK1BA	Clock Input for the B to A pipeline register
CLK2BA	Clock Input for the B to A output register
CLKENBA	Clock Enable for CLK1BA and CLK2BA clocks (Active LOW)
CLKENAB	Clock Enable for CLKAB clock (Active LOW)
OEAB	Output Enable for the B port (Active LOW)
OEBA	Output Enable for the A port (Active LOW)
SEL	Select pin for pipelined/non-pipelined mode in the B-to-A direction (Active LOW)
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs <sup>(1)</sup>
Bx	B-to-A Data Inputs or A-to-B 3-State Outputs <sup>(1)</sup>

## NOTE:

- These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLE<sup>(1)</sup>

A-TO-B STORAGE ( $\overline{OEAB} = L$ , $\overline{OEBA} = H$ )			
Inputs		Output	
$\overline{CLKENAB}$	CLKAB	Ax	Bx
H	X	X	$B^{(2)}$
L	↑	L	L
L	↑	H	H

## NOTES:

1. H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
↑ = LOW-to-HIGH Transition
2. Output level before the indicated steady-state input conditions were established.
3. Three CLK1BA edges and one CLK2BA are needed to propagate data from B to A when  $\overline{SEL}$  is LOW.

B-TO-A STORAGE ( $\overline{OEBA} = L$ , $\overline{OEAB} = H$ )					
Inputs				Output	
$\overline{CLKENBA}$	CLK2BA	CLK1BA	$\overline{SEL}$	Bx	Ax
H	X	X	X	X	$A^{(2)}$
L	↑	X	H	L	L
L	↑	X	H	H	H
L	↑	↑	L	L	$L^{(3)}$
L	↑	↑	L	H	$H^{(3)}$

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ 

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Voltage Level	$V_{CC} = 2.3\text{V}$ to $2.7\text{V}$		1.7	—	—	V
		$V_{CC} = 2.7\text{V}$ to $3.6\text{V}$		2	—	—	
$V_{IL}$	Input LOW Voltage Level	$V_{CC} = 2.3\text{V}$ to $2.7\text{V}$		—	—	0.7	V
		$V_{CC} = 2.7\text{V}$ to $3.6\text{V}$		—	—	0.8	
$I_{IH}$	Input HIGH Current	$V_{CC} = 3.6\text{V}$	$V_I = V_{CC}$	—	—	$\pm 5$	$\mu\text{A}$
$I_{IL}$	Input LOW Current	$V_{CC} = 3.6\text{V}$	$V_I = \text{GND}$	—	—	$\pm 5$	$\mu\text{A}$
$I_{OZH}$ $I_{OZL}$	High Impedance Output Current (3-State Output pins)	$V_{CC} = 3.6\text{V}$	$V_O = V_{CC}$	—	—	$\pm 10$	$\mu\text{A}$
			$V_O = \text{GND}$	—	—	$\pm 10$	
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = 2.3\text{V}$ , $I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V
$V_H$	Input Hysteresis	$V_{CC} = 3.3\text{V}$		—	100	—	mV
$I_{CCL}$ $I_{CCH}$ $I_{CCZ}$	Quiescent Power Supply Current	$V_{CC} = 3.6\text{V}$ $V_{IN} = \text{GND}$ or $V_{CC}$		—	0.1	40	$\mu\text{A}$
$\Delta I_{CC}$	Quiescent Power Supply Current Variation	One input at $V_{CC} - 0.6\text{V}$ , other inputs at $V_{CC}$ or $\text{GND}$		—	—	750	$\mu\text{A}$

## NOTE:

1. Typical values are at  $V_{CC} = 3.3\text{V}$ ,  $+25^\circ\text{C}$  ambient.

## BUS-HOLD CHARACTERISTICS

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>BHH</sub>	Bus-Hold Input Sustain Current	V <sub>CC</sub> = 3V	V <sub>I</sub> = 2V	-75	—	—	μA
I <sub>BHL</sub>			V <sub>I</sub> = 0.8V	75	—	—	
I <sub>BHH</sub>	Bus-Hold Input Sustain Current	V <sub>CC</sub> = 2.3V	V <sub>I</sub> = 1.7V	-45	—	—	μA
I <sub>BHL</sub>			V <sub>I</sub> = 0.7V	45	—	—	
I <sub>BHHO</sub>	Bus-Hold Input Overdrive Current	V <sub>CC</sub> = 3.6V	V <sub>I</sub> = 0 to 3.6V	—	—	±500	μA
I <sub>BHLO</sub>							

## NOTES:

1. Pins with Bus-Hold are identified in the pin description.
2. Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.

## OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 2.3V to 3.6V	I <sub>OH</sub> = -0.1mA	V <sub>CC</sub> - 0.2	—	V
		V <sub>CC</sub> = 2.3V	I <sub>OH</sub> = -6mA	2	—	
		V <sub>CC</sub> = 2.3V	I <sub>OH</sub> = -12mA	1.7	—	
		V <sub>CC</sub> = 2.7V		2.2	—	
		V <sub>CC</sub> = 3V		2.4	—	
		V <sub>CC</sub> = 3V	I <sub>OH</sub> = -24mA	2	—	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		V <sub>CC</sub> = 2.3V	I <sub>OL</sub> = 6mA	—	0.4	
			I <sub>OL</sub> = 12mA	—	0.7	
		V <sub>CC</sub> = 2.7V	I <sub>OL</sub> = 12mA	—	0.4	
		V <sub>CC</sub> = 3V	I <sub>OL</sub> = 24mA	—	0.55	

## NOTE:

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V<sub>CC</sub> range. T<sub>A</sub> = -40°C to +85°C.

OPERATING CHARACTERISTICS, T<sub>A</sub> = 25°C

Symbol	Parameter	Test Conditions	V <sub>CC</sub> = 2.5V ± 0.2V	V <sub>CC</sub> = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	C <sub>L</sub> = 0pF, f = 10Mhz	—	160	pF
	Power Dissipation Capacitance Outputs disabled		—	160	

SWITCHING CHARACTERISTICS<sup>(1)</sup>

Symbol	Parameter	V <sub>CC</sub> = 2.5V ± 0.2V		V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>MAX</sub>		120	—	125	—	150	—	MHz
t <sub>PLH</sub>	Propagation Delay CLKAB to Bx or CLK2BA to Ax	1	4.5	—	4.4	1	4.2	ns
t <sub>PHL</sub>	Output Enable Time OEAB to Bx or OEBA to Ax	1	6.1	—	6.1	1	5.1	ns
t <sub>PHZ</sub>	Output Disable Time OEAB to Bx or OEBA to Ax	1	6.3	—	5.4	1	4.9	ns
t <sub>SU</sub>	Set-up Time, Ax data before CLKAB↑	1.3	—	1.3	—	1.3	—	ns
t <sub>SU</sub>	Set-up Time, Bx data before CLK2BA↑	2.1	—	1.8	—	1.7	—	ns
t <sub>SU</sub>	Set-up Time, Bx data before CLK1BA↑	1.3	—	1.2	—	1.1	—	ns
t <sub>SU</sub>	Set-up Time, SEL before CLK2BA↑	3.3	—	3.3	—	3.3	—	ns
t <sub>SU</sub>	Set-up Time, CLKENAB before CLKAB↑	2.1	—	1.9	—	1.6	—	ns
t <sub>SU</sub>	Set-up Time, CLKENBA before CLK1BA↑	2.7	—	2.5	—	2.1	—	ns
t <sub>SU</sub>	Set-up Time, CLKENBA before CLK2BA↑	2.7	—	2.5	—	2.2	—	ns
t <sub>H</sub>	Hold Time, Ax data after CLKAB↑	0.7	—	0.4	—	0.9	—	ns
t <sub>H</sub>	Hold Time, Bx data after CLK2BA↑	0.4	—	0	—	0.6	—	ns
t <sub>H</sub>	Hold Time, Bx data after CLK1BA↑	0.8	—	0.4	—	1	—	ns
t <sub>H</sub>	Hold Time, SEL after CLK2BA↑	0	—	0	—	0.1	—	ns
t <sub>H</sub>	Hold Time, CLKENAB after CLKAB↑	0.1	—	0.3	—	0.3	—	ns
t <sub>H</sub>	Hold Time, CLKENBA after CLK1BA↑	0	—	0	—	0.1	—	ns
t <sub>H</sub>	Hold Time, CLKENBA after CLK2BA↑	0	—	0	—	0	—	ns
t <sub>W</sub>	Pulse Duration, CLK HIGH or LOW	3.2	—	3.2	—	3	—	ns
t <sub>SK(0)</sub>	Output Skew <sup>(2)</sup>	—	—	—	—	—	500	ps


## NOTES:

- See TEST CIRCUITS AND WAVEFORMS. TA = -40°C to +85°C.
- Skew between any two outputs of the same package and switching in the same direction.

## TEST CIRCUITS AND WAVEFORMS

## TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	6	6	$2 \times V_{CC}$	V
$V_{IH}$	2.7	2.7	$V_{CC}$	V
$V_T$	1.5	1.5	$V_{CC} / 2$	V
$V_{LZ}$	300	300	150	mV
$V_{HZ}$	300	300	150	mV
$C_L$	50	50	30	pF



Test Circuit for All Outputs

## DEFINITIONS:


 $C_L$  = Load capacitance: includes jig and probe capacitance. $R_T$  = Termination resistance: should be equal to  $Z_{out}$  of the Pulse Generator.

## NOTES:

1. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$ .
2. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $t_f \leq 2\text{ns}$ ;  $t_r \leq 2\text{ns}$ .


## SWITCH POSITION

Test	Switch
Open Drain	
Disable Low	$V_{LOAD}$
Enable Low	
Disable High	$GND$
Enable High	
All Other Tests	Open


Output Skew -  $t_{SK}(x)$ 

## NOTES:

1. For  $t_{SK}(o)$  OUTPUT1 and OUTPUT2 are any two outputs.
2. For  $t_{SK}(b)$  OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times

## NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times



Pulse Width

## ORDERING INFORMATION

IDT	XX	ALVC	X	XX	XXX	XX	
Temp. Range		Bus-Hold		Family	Device Type	Package	
						PV	Shrink Small Outline Package
						PA	Thin Shrink Small Outline Package
						PF	Thin Very Small Outline Package
					525	18-Bit Registered Bus Transceiver with 3-State Outputs	
					16	Double-Density with Resistors, $\pm 24\text{mA}$	
					H	Bus-Hold	
					74	-40°C to +85°C	



**CORPORATE HEADQUARTERS**  
 2975 Stender Way  
 Santa Clara, CA 95054

*for SALES:*  
 800-345-7015 or 408-727-6116  
 fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

*for Tech Support:*  
[logichelp@idt.com](mailto:logichelp@idt.com)  
 (408) 654-6459