



CYPRESS

CY54/74FCT2543T

## 8-Bit Latched Transceiver

## Features

- Function and pinout compatible with FCT and F logic
- FCT-C speed at 5.3 ns max. (Com'l)  
FCT-A speed at 6.5 ns max. (Com'l)
- 25W output series resistors to reduce transmission line reflection noise
- Reduced  $V_{OH}$  (typically = 3.3V) versions of equivalent FCT functions
- Edge-rate control circuitry for significantly improved noise characteristics
- Power-off disable feature
- Matched rise and fall times
- Fully compatible with TTL input and output logic levels
- Sink current 12 mA (Com'l),  
12 mA (Mil)
- Source current 15 mA (Com'l),  
12 mA (Mil)

- Separation controls for data flow in each direction
- Back to back latches for storage
- ESD > 2000V


## Functional Description

The FCT2543T Octal Latched Transceiver contains two sets of eight D-type latches. Separate Latch Enable (LEAB, LEBA) and Output Enable (OEAB, OEBA) permits each latch set to have independent control of inputting and outputting in either direction of data flow. For data flow from A to B, for example, the A-to-B Enable (CEAB) input must be LOW to enter data from A or to take data from B, as indicated in the truth table. With CEAB LOW, a LOW signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B



latches transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the A latches in the storage mode and their output no longer change with the A inputs. With CEAB and OEAB both LOW, the three-state B output buffers are active and reflect data present at the output of the A latches. Control of data from B to A is similar, but uses CEAB, LEAB, and OEAB inputs. On-chip termination resistors have been added to the outputs to reduce system noise caused by reflections. The FCT2543T can be used to replace the FCT543T to reduce noise in an existing design.

The outputs are designed with a power-off disable feature to allow for live insertion of boards.

## Functional Block Diagram



## Pin Configurations

DIP/SOIC/QSOP  
Top View

**Pin Description**

Name	Description
<b>OEAB</b>	A-to-B Output Enable Input (Active LOW)
<b>OEBA</b>	B-to-A Output Enable Input (Active LOW)
<b>CEAB</b>	A-to-B Enable Input (Active LOW)
<b>CEBA</b>	B-to-A Enable Input (Active LOW)
<b>LEAB</b>	A-to-B Latch Enable Input (Active LOW)
<b>LEBA</b>	B-to-A Latch Enable Input (Active LOW)
<b>A</b>	A-to-B Data Inputs or B-to-A Three-State Outputs
<b>B</b>	B-to-A Data Inputs or A-to-B Three-State Outputs

**Function Table<sup>[1,2]</sup>**

Inputs			Latch	Outputs
<b>CEAB</b>	<b>LEAB</b>	<b>OEAB</b>	<b>A-to-B<sup>[3]</sup></b>	<b>B</b>
H	X	X	Storing	High Z
X	H	X	Storing	X
X	X	H	X	High Z
L	L	L	Transparent	Current A Inputs
L	H	L	Storing	Previous A Inputs

**Maximum Ratings<sup>[4,5]</sup>**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with

Power Applied ..... -65°C to +135°C

Supply Voltage to Ground Potential ..... -0.5V to +7.0V

DC Input Voltage ..... -0.5V to +7.0V

DC Output Voltage ..... -0.5V to +7.0V

DC Output Current (Maximum Sink Current/Pin) .... 120 mA

Power Dissipation ..... 0.5W

Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)

**Operating Range**

Range	Range	Ambient Temperature	V <sub>CC</sub>
Commercial	CT, DT	0°C to +70°C	5V ± 5%
Commercial	T, AT	-40°C to +85°C	5V ± 5%
Military <sup>[6]</sup>	All	-55°C to +125°C	5V ± 10%

**Notes:**

1. H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care.
2. A-to-B data flow shown: B-to-A is the same, except using **CEBA**, **LEBA**, and **OEBA**.
3. Before **LEAB** LOW-to-HIGH transition.
4. Unless otherwise noted, these limits are over the operating free-air temperature range.
5. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground.
6. T<sub>A</sub> is the "instant on" case temperature.

**Electrical Characteristics Over the Operating Range**

Parameter	Description	Test Conditions		Min.	Typ. <sup>[7]</sup>	Max.	Unit
$V_{OH}$	Output HIGH Voltage	$V_{CC}=\text{Min.}$ , $I_{OH}=-15\text{ mA}$	Com'l	2.4	3.3		V
		$V_{CC}=\text{Min.}$ , $I_{OH}=-12\text{ mA}$	Mil	2.4	3.3		V
$V_{OL}$	Output LOW Voltage	$V_{CC}=\text{Min.}$ , $I_{OL}=12\text{ mA}$	Com'l		0.3	0.55	V
		$V_{CC}=\text{Min.}$ , $I_{OL}=12\text{ mA}$	Mil		0.3	0.55	V
$R_{OUT}$	Output Resistance	$V_{CC}=\text{Min.}$ , $I_{OL}=12\text{ mA}$	Com'l	20	25	40	$\Omega$
		$V_{CC}=\text{Min.}$ , $I_{OL}=12\text{ mA}$	Mil		25		$\Omega$
$V_{IH}$	Input HIGH Voltage			2.0			V
$V_{IL}$	Input LOW Voltage					0.8	V
$V_H$	Hysteresis <sup>[8]</sup>	All inputs			0.2		V
$V_{IK}$	Input Clamp Diode Voltage	$V_{CC}=\text{Min.}$ , $I_{IN}=-18\text{ mA}$			-0.7	-1.2	V
$I_{IH}$	Input HIGH Current	$V_{CC}=\text{Max.}$ , $V_{IN}=V_{CC}$				5	$\mu A$
$I_{IH}$	Input HIGH Current	$V_{CC}=\text{Max.}$ , $V_{IN}=2.7\text{V}$				$\pm 1$	$\mu A$
$I_{IL}$	Input LOW Current	$V_{CC}=\text{Max.}$ , $V_{IN}=0.5\text{V}$				$\pm 1$	$\mu A$
$I_{OZH}$	Off State HIGH-Level Output Current	$V_{CC}=\text{Max.}$ , $V_{OUT}=2.7\text{V}$				15	$\mu A$
$I_{OZL}$	Off State LOW-Level Output Current	$V_{CC}=\text{Max.}$ , $V_{OUT}=0.5\text{V}$				-15	$\mu A$
$I_{OS}$	Output Short Circuit Current <sup>[9]</sup>	$V_{CC}=\text{Max.}$ , $V_{OUT}=0.0\text{V}$		-60	-120	-225	$\text{mA}$
$I_{OFF}$	Power-Off Disable	$V_{CC}=0\text{V}$ , $V_{OUT}=4.5\text{V}$				$\pm 1$	$\mu A$

**Capacitance<sup>[8]</sup>**

Parameter	Description	Test Conditions	Typ. [7]	Max.	Unit
$C_{IN}$	Input Capacitance		5	10	pF
$C_{OUT}$	Output Capacitance		9	12	pF

**Notes:**

7. Typical values are at  $V_{CC}=5.0\text{V}$ ,  $T_A=+25^\circ\text{C}$  ambient.
8. This parameter is guaranteed but not tested.
9. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order

to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametrics tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

**Power Supply Characteristics**

Parameter	Description	Test Conditions	Typ. <sup>[7]</sup>	Max.	Unit
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> =Max., V <sub>IN</sub> ≤0.2V, V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	0.1	0.2	mA
ΔI <sub>CC</sub>	Quiescent Power Supply Current (TTL inputs)	V <sub>CC</sub> =Max., V <sub>IN</sub> =3.4V, <sup>[10]</sup> f <sub>1</sub> =0, Outputs Open	0.5	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>[11]</sup>	V <sub>CC</sub> =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, CEAB and OEAB=LOW, CEBA=HIGH, V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	0.06	1.2	mA/ MHz
I <sub>C</sub>	Total Power Supply Current <sup>[12]</sup>	V <sub>CC</sub> =Max., f <sub>0</sub> =10 MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at f <sub>1</sub> =5 MHz, CEAB and OEAB=LOW, CEBA=HIGH, f <sub>0</sub> =LEAB =10 MHz, V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	0.7	1.4	mA
		V <sub>CC</sub> =Max., f <sub>0</sub> =10 MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at f <sub>1</sub> =5 MHz, CEAB and OEAB=LOW, CEBA=HIGH, f <sub>0</sub> =LEAB =10 MHz, V <sub>IN</sub> =3.4V or V <sub>IN</sub> =GND	1.2	3.4	mA
		V <sub>CC</sub> =Max., f <sub>0</sub> =10 MHz, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f <sub>1</sub> =5 MHz, CEAB and OEAB=LOW, CEBA=HIGH, f <sub>0</sub> =LEAB =10 MHz, V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	2.8	5.6 <sup>[13]</sup>	mA
		V <sub>CC</sub> =Max., f <sub>0</sub> =10 MHz, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f <sub>1</sub> =5 MHz, CEAB and OEAB=LOW, CEBA=HIGH, f <sub>0</sub> =LEAB =10 MHz, V <sub>IN</sub> =3.4V or V <sub>IN</sub> =GND	5.1	14.6 <sup>[13]</sup>	mA

**Notes:**

10. Per TTL driven input (V<sub>IN</sub>=3.4V); all other inputs at V<sub>CC</sub> or GND.  
 11. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

12. I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
 I<sub>C</sub> = I<sub>CC</sub>+ΔI<sub>CC</sub>D<sub>H</sub>N<sub>T</sub>+I<sub>CCD</sub>(f<sub>0</sub>/2 + f<sub>1</sub>N<sub>I</sub>)  
 I<sub>CC</sub> = Quiescent Current with CMOS input levels  
 ΔI<sub>CC</sub> = Power Supply Current for a TTL HIGH input  
 (V<sub>IN</sub>=3.4V)  
 D<sub>H</sub> = Duty Cycle for TTL inputs HIGH

- N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>  
 I<sub>CCD</sub> = Dynamic Current caused by an input transition pair (HLH or LHL)  
 f<sub>0</sub> = Clock frequency for registered devices, otherwise zero  
 f<sub>1</sub> = Input signal frequency  
 N<sub>I</sub> = Number of inputs changing at f<sub>1</sub>  
 All currents are in millamps and all frequencies are in megahertz.  
 13. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.



CYPRESS

CY54/74FCT2543T

## Switching Characteristics Over the Operating Range

Parameter	Description	FCT2543T				FCT2543AT				Unit	Fig. No. <sup>[15]</sup>		
		Military		Commercial		Military		Commercial					
		Min. <sup>[14]</sup>	Max.										
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Transparent Mode A to B or B to A	2.0	10.0	2.5	8.5	2.5	7.5	2.5	6.5	ns	1, 3		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LEBA to A LEAB to B	2.5	14.0	2.5	12.5	2.5	9.0	2.5	8.0	ns	1, 5		
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OEBA or OEAB to A or B CEBA or CEAB to A or B	2.0	14.0	2.0	12.0	2.0	10.0	2.0	9.0	ns	1, 7, 8		
t <sub>PZH</sub> t <sub>PZL</sub>	Output Disable Time OEBA or OEAB to A or B CEBA or CEAB to A or B	2.0	13.0	2.0	9.0	2.0	8.5	2.0	7.5	ns	1, 7, 8		
t <sub>S</sub>	Set-Up Time HIGH or LOW, A or B to LEBA or LEAB	3.0		2.0		2.0		2.0		ns	9		
t <sub>H</sub>	Hold Time HIGH or LOW, A or B to LEBA or LEAB	2.0		2.0		2.0		2.0		ns	9		
t <sub>W</sub>	Pulse Width LOW LEBA or LEAB	5.0		5.0		5.0		5.0		ns	5		

Parameter	Description	FCT2543CT				FCT2543DT		Unit	Fig. No. <sup>[15]</sup>		
		Military		Commercial		Commercial					
		Min. <sup>[14]</sup>	Max.	Min. <sup>[14]</sup>	Max.	Min. <sup>[14]</sup>	Max.				
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Transparent Mode A to B or B to A	2.5	6.1	2.5	5.5	1.5	4.4	ns	1, 3		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LEBA to A, LEAB to B	2.5	8.0	2.5	7.0	1.5	5.0	ns	1, 5		
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OEBA or OEAB to A or B CEBA or CEAB to A or B	2.0	9.0	2.0	8.0	1.5	5.4	ns	1, 7, 8		
t <sub>PZH</sub> t <sub>PZL</sub>	Output Disable Time OEBA or OEAB to A or B CEBA or CEAB to A or B	2.0	7.5	2.0	6.5	1.5	4.3	ns	1, 7, 8		
t <sub>S</sub>	Set-Up Time HIGH or LOW, A or B to LEBA or LEAB	2.0		2.0		1.5		ns	9		
t <sub>H</sub>	Hold Time HIGH or LOW, A or B to LEBA or LEAB	2.0		2.0		1.5		ns	9		
t <sub>W</sub>	Pulse Width LOW LEBA or LEAB	5.0		5.0		3.0		ns	5		

Shaded areas contain preliminary information.

## Notes:

14. Minimum limits are guaranteed but not tested on Propagation Delays.

15. See "Parameter Measurement Information" in the General Information Section.



CYPRESS

CY54/74FCT2543T

**Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.4	CY74FCT2543DTQC	Q13	24-Lead (150-Mil) QSOP	Commercial
	CY74FCT2543DTSOC	S13	24-Lead (300-Mil) Molded SOIC	
5.3	CY74FCT2543CTPC	P13/13A	24-Lead (300-Mil) Molded DIP	Commercial
	CY74FCT2543CTQC	Q13	24-Lead (150-Mil) QSOP	
	CY74FCT2543CTSOC	S13	24-Lead (300-Mil) Molded SOIC	
6.1	CY54FCT2543CTDMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY54FCT2543CTLMB	L64	28-Square Leadless Chip Carrier	
6.5	CY74FCT2543ATPC	P13/13A	24-Lead (300-Mil) Molded DIP	Commercial
	CY74FCT2543ATQC	Q13	24-Lead (150-Mil) QSOP	
	CY74FCT2543ATSOC	S13	24-Lead (300-Mil) Molded SOIC	
7.5	CY54FCT2543ATDMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY54FCT2543ATLMB	L64	28-Square Leadless Chip Carrier	
8.5	CY74FCT2543TPC	P13/13A	24-Lead (300-Mil) Molded DIP	Commercial
	CY74FCT2543TQC	Q13	24-Lead (150-Mil) QSOP	
	CY74FCT2543TSOC	S13	24-Lead (300-Mil) Molded SOIC	
10	CY54FCT2543TDMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY54FCT2543TLMB	L64	28-Square Leadless Chip Carrier	

Shaded areas contain preliminary information.

Document #: 38-00348-A