



# High-speed CMOS QuickSwitch Buffers

QS3244



## FEATURES/BENEFITS

- 5Ω switches connect inputs to outputs
- Pin compatible to the 74F244, 74FCT244, and 74FCT244T
- Undershoot Clamp diodes on all I/Os
- Low power CMOS proprietary technology
- Zero propagation delay
- TTL-compatible control inputs
- Zero ground bounce in flow-through mode
- TTL compatible control inputs
- Available in 20-pin DIP, SOIC, and QSOP

## DESCRIPTION

The QS3244 provides a set of eight high-speed CMOS TTL-compatible bus switches in a pinout compatible with 74FCT 244, 74F 244, 74ALS/AS/LS 244 8-bit drivers. The low on resistance (5 ohms) of the 3244 allows inputs to be connected outputs without adding propagation delay and without generating additional ground bounce noise. The two enable ( $\overline{nG}$ ) signals turn the switches on similar to the  $\overline{nG}$  signals of the 74' 244.



## FUNCTIONAL BLOCK DIAGRAM



7

**QS3244 PINOUT**

**PDIP, SOIC, QSOP**



ALL PINS TOP VIEW

**3244 PIN DESCRIPTION**

Name	Description
TG/2G	Output Enable
An	Data I/O's
Yn	Data I/O's

**3244 FUNCTION TABLE**

TG	2G	1A, 1Y I/Os	2A, 2Y I/Os
H	H	Disconnected	Disconnected
L	H	1An=1Yn	Disconnected
H	L	Disconnected	2An=2Yn
L	L	1An=1Yn	2An=2Yn

**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage to Ground..... -0.5V to +7.0V  
 DC Switch Voltage  $V_S$  ..... -0.5V to  $V_{CC} + 0.5V$   
 DC Input Voltage  $V_I$  ..... -0.5V to  $V_{CC} + 0.5V$   
 AC Input Voltage (for a pulse width  $\leq 20$  ns)..... -3.0V  
 DC Input Diode Current with  $V_I < 0$ ..... -20 mA  
 DC Channel Current Max. current/pin..... 120 mA  
 Maximum Power Dissipation..... 0.5 watts  
 $T_{STG}$  Storage Temperature..... -65° to +165°C

**CAPACITANCE**

$T_A = 25^\circ C$ ,  $f = 1$  MHz,  $V_{in} = 0V$ ,  $V_{out} = 0V$

Pins	SOIC		QSOP		PDIP		Unit
	Typ	Max	Typ	Max	Typ	Max	
Controls	3		3		4		pF
QuickSwitch Channels	7		7		8		pF

Note: Capacitance is characterized but not tested

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Commercial  $T_A = 0^\circ C$  to  $70^\circ C$ ,  $V_{CC} = 5.0V \pm 5\%$  Military  $T_A = -55^\circ C$  to  $125^\circ C$ ,  $V_{CC} = 5.0V \pm 10\%$

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$V_{ih}$	Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs	2.0	-	-	Volts
$V_{il}$	Input LOW Voltage	Guaranteed Logic LOW for Control Inputs	-	-	0.8	Volts
$ I_{in} $	Input Leakage Current	$0 \leq V_{in} \leq V_{CC}$	-	-	5	$\mu A$
$ I_{oz} $	Off State Current (Hi-Z)	$0 \leq A, B \leq V_{CC}$	-	-	5	$\mu A$
$ I_{os} $	Short Circuit Current (2)	A (B) = 0V, B (A) = $V_{CC}$		300		mA
$V_{ic}$	Clamp Diode Voltage	$V_{CC} = \text{Min}$ , $I_{in} = -18$ mA	-	-0.7	-1.2	Volts
$R_{on}$	Switch On Resistance (Note 3)	$V_{CC} = \text{Min}$ , $V_{in} = 0.0$ Volts $I_{on} = 30$ mA	-	5	7	$\Omega$
		$V_{CC} = \text{Min}$ , $V_{in} = 2.4$ Volts $I_{on} = 15$ mA	-	10	15	$\Omega$

**Notes:**

1. Typical values indicate  $V_{CC} = 5.0V$  and  $T_A = 25^\circ C$ .
2. Not more than one output should be used to test this high power condition, and the duration is 1 second.
3. Measured by voltage drop between A and Y pin at indicated current through the switch. On resistance is determined by the lower of the voltages on the two pins.
4. During input/output leakage testing all pins are at a High or Low state, and the  $\overline{OE}$  control is High.

**POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions (1)	Min	Typ	Max	Unit
I <sub>cc</sub>	Quiescent Power Supply Current	V <sub>cc</sub> = MAX, V <sub>i</sub> = GND or V <sub>cc</sub> , f = 0	-	-	2.5	mA
ΔI <sub>cc</sub>	Pwr Supply Current, per Input High (2)	V <sub>cc</sub> = MAX, Input = 3.4 V, f = 0 Per control input	-	-	3.5	mA
Q <sub>ccd</sub>	Dynamic Pwr Supply Current per MHz (3)	V <sub>cc</sub> = MAX, A & B pins open, Control input toggling @ 50% duty cycle	-	-	0.25	mA/ MHz

**Notes:**

1. For conditions shown as MIN or MAX use the appropriate values specified under DC specifications.
2. Per TTL driven input (V<sub>i</sub>=3.4V, control inputs only). A and Y pins do not contribute to I<sub>cc</sub>.
3. Guaranteed by design. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and Y inputs generate no significant AC or DC currents as they transition.

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

Commercial T<sub>A</sub> = 0° C to 70°C, V<sub>cc</sub> = 5.0V±5% Military T<sub>A</sub> = -55°C to 125° C, V<sub>cc</sub> = 5.0V±10%  
C<sub>load</sub> = 50 pF, R<sub>load</sub> = 500Ω unless otherwise noted.

Symbol	Description	Note	Com		MII		Unit
			Min	Max	Min	Max	
t <sub>AY</sub>	Data Propagation Delay A <sub>n</sub> to Y <sub>n</sub>	1,2,3		0.25		0.25	nS
t <sub>GY</sub>	Switch Turn On Delay 1G, 2G to Y <sub>n</sub>	1	0.5	5.6	0.5	6.6	nS
t <sub>PLZ</sub> t <sub>PHZ</sub>	Switch Turn Off Delay 1G, 2G to Y <sub>n</sub>	1,2	0.5	5.2	0.5	6.2	nS

**Notes:**

1. See Test Circuit and Waveforms. Minimums guaranteed but not tested.
2. This parameter is guaranteed by design but not tested.
3. The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 50 pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.