

HI-539

August 1997

Monolithic, 4-Channel, Low-Level, Differential Multiplexer

Features

•	Differential Performance, Typical:
	- Low $\Delta r_{\mbox{ON}}$, 125°C
	- Low Δl _{D(ON)} , 125°C 0.6nA
	- Low Δ(Charge Injection) 0.1pC
	- Low Crosstalk124dB
•	Settling Time, $\pm 0.01\%$ 900ns
•	Wide Supply Range

- . Break-Before-Make Switching
- · No Latch-Up

Applications

- Low Level Data Acquisition
- · Precision Instrumentation
- Test Systems

Description

The Harris HI-539 is a monolithic, 4-Channel, differential multiplexer. Two digital inputs are provided for channel selection, plus an Enable input to disconnect all channels.

Performance is guaranteed for each channel over the voltage range ±10V, but is optimized for low level differential signals. Leakage current, for example, which varies slightly with input voltage, has its distribution centered at zero input


In most monolithic multiplexers, the net differential offset due to thermal effects becomes significant for low level signals. This problem is minimized in the HI-539 by symmetrical placement of critical circuitry with respect to the few heat producing devices.

Supply voltages are ±15V and power consumption is only 2.5mW.

Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HI4P0539-5	0 to 75	20 Ld PLCC	N20.35
HI1-0539-2	-55 to 125	16 Ld CERDIP	F16.3
HI3-0539-5	0 to 75	16 Ld PDIP	E16.3
HI1-0539-4	-25 to 85	16 Ld CERDIP	F16.3
HI1-0539-5	0 to 75	16 Ld CERDIP	F16.3
HI1-0539-8	-55 to 125	16 Ld CERDIP	F16.3

Pinouts



HI1-539 (CERDIP)

HI3-539 (PDIP)



Absolute Maximum Ratings	Thermal Information		
Voltage Between Supply Pins (+V, -V)	Thermal Resistance (Typical, Note 1)	θ _{JA} (°C/W)	θ _{JC} (°C/W)
Voltage From Either Supply to GND 20V	CERDIP Package	85	32
Analog Input Voltage, V _{IN}	PDIP Package	100	N/A
Digital Input Voltage	PLCC Package	80	N/A
Current (Source or Drain)	Maximum Junction Temperature		
Operating Conditions	CERDIP Package PDIP, PLCC Package		_
Temperature Range	Maximum Lead Temperature (Soldering 10	Os)	300°C
HI-539-2, -8	Maximum Storage Temperature Range	65	OC to 150°C
HI-539-4	Maximum Lead Temperature (Soldering 10	Os)	300°C
HI-539-5	(PLCC - Lead Tips Only)	•	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications Supplies = ±15V. V_{EN} = +4V. V_{AH} (Logic Level High) = +4V, V_{AL} (Logic Level Low) = +0.8V. See the "Performance Curves". Selected parameters are defined in "Definitions", Unless Otherwise Specified

	TEST CONDITIONS	TEMP (°C)	HI-53	HI-539-2, -4, -8,		HI-539 -5	
PARAMETER			TYP	MAX (MIN)	TYP	MAX (MIN)	UNITS
SWITCHING CHARACTERISTICS							
Access Time, t _A		25	250	750	250	750	ns
		Full	-	1,000	-	1,000	ns
Break-Before-Make Delay, topen		25	85	(30)	85	(30)	ns
		Full		(30)	-	(30)	ns
Enable Delay On, t _{ON(EN)}		25	250	750	250	750	ns
` '		Full		1,000	-	1,000	ns
Enable Delay Off, toff(EN)		25	160	650	160	650	ns
		Full	-	900		900	ns
Settling Time, to ±0.01%		25	0.9		0.9	-	μs
Charge Injection (Output)		Full	3	-	3	-	рC
Δ Charge Injection (Output)		Full	0.1	-	0.1	•	рC
Charge Injection (Input)		Full	10		10	-	рC
Differential Crosstalk	Note 3	25	124	-	124	-	dB
Single Ended Crosstalk	Note 3	25	100		100	-	dB
Channel Input Capacitance, CS(OFF)		Full	5	-	5	•	pF
Channel Output Capacitance,		Full	7		7	-	pF
CD(OFF) Channel On Output Capacitance, CD(ON)		Full	17	-	17	-	pF
Input to Output Capacitance, CDS	Note 4	Full	0.08	-	0.08	-	pF
Digital Input Capacitance, CA		Full	3	-	3	-	pF
DIGITAL INPUT CHARACTERISTIC	<u> </u>		_			•	
Input Low Threshold, VAL		Full	-	0.8	-	0.8	٧
Input High Threshold, VAH	<u> </u>	Full	-	(4.0)	-	(4.0)	٧
Input Leakage Current (High), IAH		Full		1		1	μА
Input Leakage Current (Low), IAL		Full	•	1		1	μΑ
ANALOG CHANNEL CHARACTERS	STICS		_	•			
Analog Signal Range, V _{IN}		Full		(-10)/+10	-	(-10)/+10	٧
On Resistance, ron	V _{IN} = 0V	25	650	850	650	850	Ω
	V _{IN} = ±10V	25	700	900	700	900	Ω
	V _{IN} = 0V	Full	950	1.3K	800	1K	Ω
	V _{IN} = ±10V	Full	1.1K	1.4K	900	1.1K	Ω

Electrical Specifications Supplies = ±15V. V_{EN} = +4V. V_{AH} (Logic Level High) ≈ +4V, V_{AL} (Logic Level Low) = +0.8V. See the "Performance Curves". Selected parameters are defined in "Definitions",

Unless Otherwise Specified (Continued)

		TEMP	HI-53	HI-539-2, -4, -8,		HI-539 -5	
PARAMETER	TEST CONDITIONS	(°C)	TYP	MAX (MIN)	TYP	MAX (MIN)	UNITS
(Side A-Side B), Δr _{ON}	V _{IN} ≈ 0V	25	4.0	24	4.0	24	Ω
	V _{IN} ≈ ±10V	25	4.5	27	4.5	27	Ω
	V _{IN} ≈ 0V	Full	4.75	28	4.0	24	Ω
	V _{iN} ≈ ±10V	Full	5.5	33	4.5	27	Ω
Off Input Leakage Current, IS(OFF)	Condition 0V (Note 1)	25	30		30	-	pΑ
	Condition ±10V (Note 1)	25	100		100		pА
	Condition 0V (Note 1)	Full	2	10	0.2	1	nA
	Condition ±10V (Note 1)	Full	5	25	0.5	2.5	nA
(Side A-Side B), ΔIS(OFF)	Condition 0V	25	3		3	-	рA
,	Condition ±10V	25	10	-	10		pA
	Condition 0V	Full	0.2	2	0.02	0.2	nA
	Condition ±10V	Full	0.5	5	0.05	0.5	nA
Off Output Leakage Current,	Condition 0V (Note 1)	25	30	-	30	-	рA
(D(OFF)	Condition ±10V (Note 1)	25	100	-	100	-	pΑ
	Condition 0V (Note 1)	Full	2	10	0.2	1	nA
	Condition ±10V (Note 1)	Full	5	25	0.5	2.5	nA
(Side A-Side B), ΔID(OFF)	Condition 0V	25	3	-	3		рA
	Condition ±10V	25	10		10		pA
	Condition 0V	Full	0.2	2	0.02	0.2	nA
	Condition ±10V	Fuli	0.5	5	0.05	0.5	nĀ
On Channel Leakage Current, ID(ON)	Condition 0V (Note 1)	25	50		50	-	pА
	Condition ±10V (Note 1)	25	150	-	150	-	pΑ
	Condition 0V (Note 1)	Full	5	25	0.5	2.5	nA
	Condition ±10V (Note 1)	Full	6	40	0.8	4.0	nA
(Side A-Side B), $\Delta I_{D(ON)}$	Condition 0V	25	10	-	10	-	pА
	Condition ±10V	25	30		30	-	рĀ
	Condition 0V	Full	0.5	5	0.05	0.5	nA
	Condition ±10V	Full	0.6	6	0.08	0.8	nA
Differential Offset Voltage, ΔVOS	Note 2	25	0.02	-	0.02	-	μV
	ĺ	Full	0.70	-	80.0	-	μ۷
POWER REQUIREMENTS		·					
Power Dissipation, PD		25	2.3		2.3		mW
_		Full		45		45	mW
Current, I+		25	0.150	-	0.150	-	mA
	1	Full	Τ	2.0	-	2.0	mA
Current, I-		25	0.001	-	0.001	· .	mA
	}	Full	-	1.0	-	1.0	mA
Supply Voltage Range, ±V	<u> </u>	Full	±15	(±5)/±18	±15	(±5)/±18	V

NOTES:

1. See Figures 2B, 2C, 2D. The condition ±10V means:


IS(OFF) and ID(OFF):

 $(V_S = +10V, V_D = -10V)$, then

 $(V_S = -10V, V_D = +10V)$

I_{D(ON)}: (+10V, then -10V)


- 2. ΔV_{OS} (Exclusive of thermocouple effects) = $r_{ON} \Delta I_{D(ON)} + I_{D(ON)} \Delta r_{ON}$. See Applications section for discussion of additional V_{OS} error.
- 3. V_{IN} = 1kHz, 15V_{P-P} on all but the selected channel. See Figure 7.
- 4. Calculated from typical Single-Ended Crosstalk performance.



VIN = OV 800 ON RESISTANCE (D) 700 600 50 100 125 TEMPERATURE (°C)

FIGURE 1A. ON RESISTANCE TEST CIRCUIT

FIGURE 1B. ON RESISTANCE VS TEMPERATURE







FIGURE 1C. ON RESISTANCE VS ANALOG INPUT VOLTAGE

FIGURE 1D. ON RESISTANCE VS SUPPLY VOLTAGE FIGURE 1. ON RESISTANCE







FIGURE 2A. LEAKAGE CURRENT VS TEMPERATURE

FIGURE 2B. ID(OFF) TEST CIRCUIT (NOTE 1)

Typical Performance Curves Unless Otherwise Specified T_A = 25°C, V+ = +15V, V- = -15V, V_{AH} = +4V and V_{AL} = +0.8V (Continued)



HI-539†

OUT A

ID(ON)

= ±10V

±10V

†Similar Connection For Side "B"

†Similar Connection For Side "B"


FIGURE 2C. IS(OFF) TEST CIRCUIT (NOTE 1)


FIGURE 2D. ID(ON) TEST CIRCUIT (NOTE 1)

NOTE:

1. Three measurements = +10V/-10V, -10V/+10V, and 0V.

FIGURE 2. LEAKAGE CURRENT






†Similar Connection For Side "B"

FIGURE 3A. SUPPLY CURRENT VS TOGGLE FREQUENCY

REQUENCY FIGURE 3B. SUPPLY CURRENT TEST CIRCUIT FIGURE 3. SUPPLY CURRENT







FIGURE 4B. ACCESS TIME TEST CIRCUIT







FIGURE 4C. ACCESS TIME MEASUREMENT

FIGURE 4D. ACCESS TIME WAVEFORMS

FIGURE 4. ACCESS TIME






FIGURE 5A. LOPEN MEASUREMENT

FIGURE 5B. topen TEST CIRCUIT





FIGURE 5. t_{OPEN} WAVEFORMS FIGURE 5. BREAK-BEFORE-MAKE DELAY (t_{OPEN})

Typical Performance Curves Unless Otherwise Specified T_A = 25°C, V+ = +15V, V- = -15V, V_{AH} = +4V and V_{AL} = +0.8V (Continued)






FIGURE 6A. ton(EN), toff(EN) MEASUREMENT

FIGURE 6B. ton(EN), toff(EN) TEST CIRCUIT





FIGURE 6C. t_{ON(EN)}, t_{OFF(EN)} WAVEFORMS FIGURE 6. ENABLE DELAY t_{ON(EN)}, t_{OFF(EN)}






FIGURE 7A. SINGLE-ENDED CROSSTALK TEST CIRCUIT

FIGURE 7B. DIFFERENTIAL CROSSTALK TEST CIRCUIT

FIGURE 7. CROSSTALK

1 1

Typical Applications

General

The HI-539 accepts inputs in the range -15V to +15V, with performance guaranteed over the ±10V range. At these higher levels of analog input voltage it is comparable to the HI-509, and is plug-in compatible with that device (as well as the HI-509A). However, as mentioned earlier, the HI-539 was designed to introduce minimum error when switching low level inputs.

Special care is required in working with these low level signals. The main concern with signals below 100mV is that noise, offset voltage, and other aberrations can represent a large percentage error. A shielded differential signal path is essential to maintain a noise level below 50µV_{RMS}.

Low Level Signal Transmission

The transmission cable carrying the transducer signal is critical in a low level system. It should be as short as practical and rigidly supported. Signal conductors should be tightly twisted for minimum enclosed area to guard against pickup of electromagnetic interference, and the twisted pair should be shielded against capacitively coupled (electrostatic) interference. A braided wire shield may be satisfactory, but a lapped foil shield is better since it allows only ¹/₁₀ as much leakage capacitance to ground per foot. A key requirement for the transmission cable is that it presents a balanced line to sources of noise interference. This means an equal series impedance in each conductor plus an equally distributed impedance from each conductor to ground. The result should be signals equal in magnitude but opposite in phase at any transverse plane. Noise will be coupled in phase to both conductors, and may be rejected as common-mode voltage by a differential amplifier connected to the multiplexer output.

Coaxial cable is not suitable for low level signals because the two conductors (center and shield) are unbalanced. Also, ground loops are produced if the shield is grounded at both ends by standard BNC connectors. If coax must be used, carry the signal on the center conductors of two equal-length cables whose shields are terminated only at the transducer end. As a general rule, terminate (ground) the shield at one end only, preferably at the end with greatest noise interference. This is usually the transducer end for both high and low level signals.

Watch Small AV Errors

Printed circuit traces and short lengths of wire can add substantial error to a signal even after it has traveled hundreds of feet and arrived on a circuit board. Here, the small voltage drops due to current flow through connections of a few milliohms must be considered, especially to meet an accuracy requirement of 12 bits or more.

Table 1 is a useful collection of data for calculating the effect of these short connections. (Proximity to a ground plane will lower the values of inductance.)

As an example, suppose the HI-539 is feeding a 12-bit converter system with an allowable error of $\pm^{1}/_{2}$ LSB (\pm 1.22mV). If the interface logic draws 100mA from the 5V supply, this current will produce 1.28mV across 6 inches of #24 wire; more than the error budget. Obviously, this digital current must not be routed through any portion of the analog ground return network.

TABLE 1.

	EQUIVALENT WIDTH OF P.C. CONDUCTOR (2 oz. Cu)	DC RESISTANCE PER FOOT		IMPEDANCE PER FOOT		
WIRE GAGE			INDUCTANCE PER FOOT	60Hz	10kHz	
18	0.47"	0.0064Ω	0.36μΗ	0.0064Ω	0.0235Ω	
20	0.30"	0.0102Ω	0.37μΗ	0.0102Ω	0.0254Ω	
22	0.19"	0.0161Ω	0.37μΗ	0.0161Ω	0.0288Ω	
24	0.12"	0.0257Ω	0.40μΗ	0.0257Ω	0.0345Ω	
26	0.075"	0.041Ω	0.42μΗ	0.041Ω	0.0488Ω	
28	0.047"	0.066Ω	0.45µН	0.066Ω	0.0718Ω	
30	0.029*	0.105Ω	0.49μΗ	0.105Ω	0.110Ω	
32	0.018"	0.168Ω	0.53μΗ	0.168Ω	0.171Ω	

Provide Path For IRIAS

The input bias current for any DC-coupled amplifier must have an external path back to the amplifier's power supply. No such path exists in Figure 8A, and consequently the amplifier output will remain in saturation.

A single large resistor ($1M\Omega$ to $10M\Omega$) from either signal line to power supply common will provide the required path, but a resistor on each line is necessary to preserve accuracy. A single pair of these bias current resistors on the HI-539 output may be used if their loading effect can be tolerated (each forms a voltage divider with r_{ON}). Otherwise, a resistor pair on each input channel of the multiplexer is required.

The use of bias current resistors is acceptable only if one is confident that the sum of signal plus common-mode voltage will remain within the input range of the multiplexer/amplifier combination.

Another solution is to simply run a third wire from the low side of the signal source, as in Figure 8B. This wire assures a low common-mode voltage as well as providing the path for bias currents. Making the connection near the multiplexer

will save wire, but it will also unbalance the line and reduce the amplifier's common-mode rejection.

Differential Offset, AVOS

There are two major sources of ΔV_{OS} . That part due to the expression $(r_{ON} \Delta l_{D(ON)} + l_{D(ON)} \Delta r_{ON})$ becomes significant with increasing temperature, as shown in the Electrical Specifications tables. The other source of offset is the thermocouple effects due to dissimilar materials in the signal path. These include silicon, aluminum, tin, nickel-iron and (often) gold, just to exit the package.

For the thermocouple effects in the package alone, the constraint on ΔV_{OS} may be stated in terms of a limit on the difference in temperature for package pins leading to any channel of the HI-539. For example, a difference of $0.13^{\circ}C$ produces a $5\mu V$ offset. Obviously, this ΔT effect can dominate the ΔV_{OS} parameter at any temperature unless care is taken in mounting the HI-539 package.

Temperature gradients across the HI-539 package should be held to a minimum in critical applications. Locate the HI-539 far from heat producing components, with any air currents flowing lengthwise across the package.





FIGURE 8A.



NOTE: The amplifier in Figure 8A is unusable because its bias currents cannot return to the power supply. Figure 8B shows two alternative paths for these bias currents: either a pair of resistors, or (better) a third wire from the low side of the signal source.

FIGURE 8B.

Die Characteristics

DIE DIMENSIONS: 92 mils x 100 mils WORST CASE CURRENT DENSITY:

2.54 x 10⁵ A/cm² at 20mA

METALLIZATION:

TRANSISTOR COUNT:

Type: AlCu

236

Thickness: 16kÅ ±2kÅ

PROCESS:

SUBSTRATE POTENTIAL (NOTE):

CMOS-DI

-VSUPPLY

PASSIVATION:

Type: Nitride Over Silox Nitride Thickness: 3.5kÅ ±1kÅ Silox Thickness: 12kÅ ±2.0kÅ

NOTE: The substrate appears resistive to the -V_{SUPPLY} terminal, therefore it may be left floating (Insulating Die Mount) or it may be mounted on a conductor at -V_{SUPPLY} potential.

Metallization Mask Layout

HI-539

