



# Dual J-K Positive Edge-Triggered Flip-Flop


ELECTRICALLY TESTED PER:  
MIL-M-38510/34102

The 54F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of the rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by connecting the J and K inputs together.

### Asynchronous Inputs:

- LOW Input to  $\overline{S_D}$  sets Q to HIGH level
- LOW Input to  $\overline{C_D}$  sets Q to LOW level
- Clear and Set are independent of clock
- Simultaneous LOW on  $\overline{C_D}$  and  $\overline{S_D}$  makes both Q and  $\overline{Q}$  HIGH

LOGIC DIAGRAM  
(one half shown)



## Military 54F109



### AVAILABLE AS:

- 1) JAN: JM38510/34102BXA
- 2) SMD: N/A
- 3) 883: 54F109/BXAJC

X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2

THE LETTER "M" APPEARS  
BEFORE THE / ON LCC.

### PIN ASSIGNMENTS

FUNCT.	DIL 620-09	FLATS 650-05	LCC 756A-02	BURN-IN (COND. A)
$\overline{C_D}1$	1	1	2	GND
J1	2	2	3	VCC
$\overline{K}1$	3	3	4	VCC
CP1	4	4	5	VCC
$\overline{S_D}1$	5	5	7	VCC
Q1	6	6	8	OPEN
$\overline{Q}1$	7	7	9	OPEN
GND	8	8	10	GND
$\overline{Q}2$	9	9	12	OPEN
Q2	10	10	13	OPEN
$\overline{S_D}2$	11	11	14	VCC
CP2	12	12	15	VCC
$\overline{K}2$	13	13	17	VCC
J2	14	14	18	VCC
$\overline{C_D}3$	15	15	19	GND
VCC	16	16	20	VCC

BURN-IN CONDITIONS:  
VCC = 5.0 V MIN/6.0 V MAX


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MODE SELECT — TRUTH TABLE


Operating Mode	Inputs				Outputs	
	$\overline{S_D}$	$\overline{C_D}$	J	$\overline{K}$	Q	$\overline{Q}$
Set	L	H	X	X	H	L
Reset (Clear)	H	L	X	X	L	H
*Undetermined	L	L	X	X	H	H
Load "1" (Set)	H	H	h	h	H	L
Hold	H	H	l	h	q	$\overline{q}$
Toggle	H	H	h	l	$\overline{q}$	q
Load "0" (Reset)	H	H	l	l	L	H

\*Both outputs will be HIGH while both  $\overline{S_D}$  and  $\overline{C_D}$  are LOW, but the output states are unpredictable if  $\overline{S_D}$  and  $\overline{C_D}$  go HIGH simultaneously.  
 H, h = HIGH Voltage Level  
 L, l = LOW Voltage Level  
 X = Don't Care  
 l, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.


CONNECTION DIAGRAM




LOGIC SYMBOLS



AC TEST CIRCUIT







WAVEFORM



NOTES:

1.  $V_{IN}$  = Input pulse has the following characteristics:  $t_r = t_f \leq 2.5$  ns,  $PRR \leq 1.0$  MHz, or as specified in table. Duty cycle =  $50 \pm 15\%$ ,  $t_p = 5.0$  ns (min).
2. Terminal conditions (pins not designated may be high  $\geq 2.0$  V, low  $\leq 0.8$  V, or open).
3.  $C_L = 50$  pF  $\pm 10\%$  including scope probe, wiring and stray capacitance, without package in test fixture.
4. Voltage measurements are to be made with respect to network ground terminal.
5.  $R_L = 499 \Omega \pm 5.0\%$ .
6. When testing  $f_{MAX}$ , the output frequency shall be 1/2 the input frequency.
7. Clock, Clear and Set inputs need to be in the proper configuration for specified output conditions.

WAVEFORMS



## 54F109

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OH</sub>	Logical "1" Output Voltage	2.5		2.5		2.5		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1.0 mA, V <sub>IN</sub> = 4.5 V, V <sub>IH</sub> = 2.0 V, V <sub>IL</sub> = 0.8 V.
V <sub>OL</sub>	Logical "0" Output Voltage		0.5		0.5		0.5	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 20 mA, V <sub>IH</sub> = 2.0 V, V <sub>IL</sub> = 0.8 V, V <sub>IN</sub> = 4.5 V.
V <sub>IC</sub>	Input Clamping Voltage		-1.2					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA, other inputs are open.
I <sub>IH</sub>	Logical "1" Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, other inputs = 0 V.
I <sub>IHH</sub>	Logical "1" Input Current		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 7.0 V, other inputs = 0 V.
I <sub>IL</sub>	Logical "0" Input Current-J, K, & CP	-0.03	-0.6	-0.03	-0.6	-0.03	-0.6	mA	V <sub>CC</sub> = 5.5 V, V <sub>ILL</sub> = 0.5 V, CP = 0 V, other inputs are open.
I <sub>ILL</sub>	Logical "0" Input Current-CD & SD	-0.09	-1.8	-0.09	-1.8	-0.09	-1.8	mA	V <sub>CC</sub> = 5.5 V, CD = 0.5 V, SD = 0 V, other inputs = 4.5 V.
I <sub>OD</sub>	Diode Current	60		60		60		mA	V <sub>CC</sub> = 4.5 V, SD = 5.5 V, CD = 0 V, other inputs are open, V <sub>OUT</sub> = 2.5 V.
I <sub>OS</sub>	Output Short Circuit Current	-60	-150	-60	-150	-60	-150	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> (SD) = 0 V, other inputs are open, V <sub>OUT</sub> = 0 V.
I <sub>CC</sub>	Power Supply Current		17		17		17	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> (K, CP, SD) = 0 V, other inputs are open.
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage		0.8		0.8		0.8	V	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 4.5 V, (Repeat at), V <sub>CC</sub> = 5.5 V, V <sub>INL</sub> = 0.5 V, and V <sub>INH</sub> = 2.5 V.

## 54F109

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL1</sub>	Propagation Delay /Data-Output CP to Q	4.4	8.0	3.8	10.5	3.8	10.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω ± 5.0%.
t <sub>PLH1</sub>	Propagation Delay /Data-Output CP to Q	3.8	7.0	3.8	9.0	3.8	9.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω ± 5.0%.
t <sub>PHL2</sub>	Propagation Delay /Data-Output CP to $\bar{Q}$	4.4	8.0	3.8	10.5	3.8	10.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω ± 5.0%.
t <sub>PLH2</sub>	Propagation Delay /Data-Output CP to $\bar{Q}$	3.8	7.0	3.8	9.0	3.8	9.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω ± 5.0%.
t <sub>PHL3</sub>	Propagation Delay /Data-Output $\bar{C}D$ or $\bar{S}D$ to Q or $\bar{Q}$	3.5	9.0	3.2	11.5	3.2	11.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω ± 5.0%.
t <sub>PLH3</sub>	Propagation Delay /Data-Output $\bar{C}D$ or $\bar{S}D$ to Q or $\bar{Q}$	3.2	7.0	3.2	9.0	3.2	9.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω ± 5.0%.
t <sub>PHL4</sub>	Propagation Delay /Data-Output $\bar{C}D$ or $\bar{S}D$ to Q or $\bar{Q}$	3.5	9.0	3.5	11.5	3.5	11.5	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω ± 5.0%.
t <sub>PLH4</sub>	Propagation Delay /Data-Output $\bar{C}D$ or $\bar{S}D$ to Q or $\bar{Q}$	3.2	9.0	3.2	9.0	3.2	9.0	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω ± 5.0%.
f <sub>MAX</sub>	Maximum Clock Frequency	90		70		70		MHz	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω ± 5.0%.
t <sub>s</sub> (H) t <sub>s</sub> (L)	Set Up Time J, K, or D High or Low to CP	3.0		3.0		3.0		ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, (Information only, No Testing Required).
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time J, K, or D High or Low to CP	1.0		1.0		1.0		ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, (Information only, No Testing Required).
t <sub>rec</sub>	Recovery Time SD, CD, to CP	2.0		2.0		2.0		ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, (Information only, No Testing Required).