

GD54/74LS73A

DUAL NEGATIVE EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS


Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. The data on the J and K inputs is allowed to change while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the clear input will reset the outputs regardless of the levels of the other inputs.

Function Table(each gate)

Inputs				Outputs	
CLR	CLK	J	K	Q	\bar{Q}
L	X	X	X	L	H
H	↓	L	L	Q_o	\bar{Q}_o
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	Toggle	
H	H	X	X	Q_o	\bar{Q}_o


Pin Configuration



Suffix-Blank: Plastic Dual In Line Package
Suffix-J : Ceramic Dual In Line Package

X = Either Low or High Logic Level
↓=Negative going edge of pulse
 Q_o =The output logic level before the indicated input conditions were established
Toggle=Each output changes to the complement of its previous level on each falling edge of the clock pulse

Logic Diagram (Each Flip-Flop)



Absolute Maximum Ratings

• Supply voltage, V _{CC}	7V
• Input voltage	7V
• Operating free-air temperature range 54LS	-55°C to 125°C
74LS	0°C to 70°C
• Storage temperature range	-65°C to 150°C

Recommended Operating Conditions

SYMBOL	PARAMETER	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	54	4.5	5	5.5
		74	4.75	5	5.25
I _{OH}	High-level output Current	54, 74		-400	μA
I _{OL}	Low-level output current	54		4	mA
		74		8	
f _{CLOCK}	Clock frequency		0	30	MHz
t _w	Pluse width	Clock high	20		ns
		Preset low	25		
		Clear low	25		
t _{SU}	Clear inactive-state setup time		20		ns
t _H	Data hold time		0		ns
T _A	Operating free-air temperature	54	-55	125	°C
		74	0	70	

Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
V _{IH}	High-level input voltage				2		V
V _{IL}	Low-level input voltage			54		0.7	V
				74		0.8	
V _{IK}	Input clamp voltage	V _{CC} =Min, I _I =-18 mA				-1.5	V
V _{OH}	High-level output voltage	V _{CC} =Min, V _{IL} =Max	54	2.5	3.4		V
		I _{OH} =Max, V _{IH} =Min	74	2.7	3.4		
V _{OL}	Low-level output voltage	V _{CC} =Min	I _{OL} =4mA	54, 74	0.25	0.4	V
		V _{IL} =Max	I _{OL} =8mA	74	0.35	0.5	
I _I	Input current at maximum input voltage	J,K				0.1	mA
		Clear	V _{CC} =5.25V, V _I =7V			0.3	
		Clock				0.4	
I _{IH}	High-level input current	J,K				20	μA
		Clear				60	
		Clock				80	
I _{IL}	Low-level input current	J,K				-0.4	mA
		Clear				-0.8	
		Clock				-0.8	
I _{OS}	Short-circuit output current	V _{CC} =Max (Note 2)		-20	-100	mA	
I _{CC}	Supply current	V _{CC} =Max (Note 3)			4	6	mA

Note 1: All typical values are at V_{CC}=5V, T_A=25°C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: With all outputs open, I_{CC} is measured with the Q and Q̄ outputs high in turn. At the time of measurement, the clock input is grounded.

Switching Characteristics, V_{CC} = 5V, TA = 25°C

SYMBOL*	FROM(INPUT)	TO(OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
f_{max}			$C_L = 15 \text{ pF}$ $R_L = 2K\Omega$	30	45		MHz
t_{PLH}	Clear, Clock	Q or \bar{Q}			15	20	ns
t_{PHL}					15	20	

- * f_{max} =maximum clock frequency
 - * t_{PLH} =propagation delay time, low-to-high-level output.
 - * t_{PHL} =propagation delay time, high-to-low-level output
- #For load circuit and voltage waveforms, see page 3-11.

Application Example**HIGH-SPEED 1/3 DIVIDER**