SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS SDLS067A - OCTOBER 1976 - REVISED JUNE 1999


- 3-State Outputs Interface Directly With System Bus
- Gated Output-Control Lines for Enabling or Disabling the Outputs
- Fully Independent Clock Virtually Eliminates Restrictions for Operating in One of Two Modes:
 - Parallel Load
 - Do Nothing (Hold)
- For Application as Bus Buffer Registers
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

TYPE	TYPICAL PROPAGATION DELAY TIME	MAXIMUM CLOCK FREQUENCY
'173	23 ns	35 MHz
'LS173A	18 ns	50 MHz

description

The '173 and 'LS173A 4-bit registers include D-type flip-flops featuring totem-pole 3-state outputs capable of driving highly capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide these flip-flops with the capability of being connected directly to and

SN54173, SN54L9 SN7417 SN74LS173	73 N	PA(or N	CKAGE I PACKAGE
мГ	L O	40	
ML	1	16	V _{CC}
NL	2	15	CLR
1Q [3	14] 1D
2Q [4	13] 2D
3Q [5	12] 3D
4Q [6	11] 4D
CLK [7	10] G2
GND [8	9] G1
SN54LS17	3A (TOP VI		



NC - No internal connection

driving the bus lines in a bus-organized system without need for interface or pull-up components. Up to 128 of the SN74173 or SN74LS173A outputs can be connected to a common bus and still drive two Series 54/74 or 54LS/74LS TTL normalized loads, respectively. Similarly, up to 49 of the SN54173 or SN54LS173A outputs can be connected to a common bus and drive one additional Series 54/74 or 54LS/74LS TTL normalized load, respectively. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable times are shorter than the average output enable times.

Gated enable inputs are provided on these devices for controlling the entry of data into the flip-flops. When both data-enable ($\overline{G1}$, $\overline{G2}$) inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the buffered clock input. Gate output-control (M, N) inputs also are provided. When both are low, the normal logic states (high or low levels) of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at either output-control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed operation is given in the function table.

The SN54173 and SN54LS173A are characterized for operation over the full military temperature range of –55°C to 125°C. The SN74173 and SN74LS173A are characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1999, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SDLS067A - OCTOBER 1976 - REVISED JUNE 1999

		FUNC1	TION TAB	LE	
		INPUTS			
CLR	CLK	DATA E	NABLE	DATA	OUTPUT
ULK	CLK	G1	G2	D	<u> </u>
Н	Х	Х	Х	Х	L
L	L	Х	Х	Х	Q ₀
L	\uparrow	Н	Х	Х	Q ₀ Q ₀ Q ₀
L	\uparrow	Х	Н	Х	Q ₀
L	\uparrow	L	L	L	L
L	\uparrow	L	L	Н	Н


When either M or N (or both) is (are) high, the output is disabled to the high-impedance state; however, sequential operation of the flip-flops is not affected.


logic symbol[†]



 † This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.








Pin numbers shown are for D, J, N, and W packages.



SDLS067A – OCTOBER 1976 – REVISED JUNE 1999

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
Input voltage: '173	–0.5 V to 5.5 V
'LS173A	–0.5 V to 7 V
Off-state output voltage	–0.5 V to 5.5 V
Package thermal impedance, θ_{JA} (see Note 2): D package	113°C/W
N package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SDLS067A - OCTOBER 1976 - REVISED JUNE 1999

recommended operating conditions (see Note 3)

		5	SN54173		5	SN74173		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
ЮН	High-level output current			-2			-5.2	mA
IOL	Low-level output current			16			16	mA
Т _А	Operating free-air temperature	-55		125	0		70	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	7507.00	TEST CONDITIONS		SN54173			SN74173		UNIT
	PARAMETER	TEST CO	NDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.8			0.8	V
VIK	Input clamp voltage	$V_{CC} = MIN,$	l _l = –12 mA			-1.5			-1.5	V
VOH	High-level output voltage	$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	V _{IH} = 2 V, I _{OH} = MAX	2.4			2.4			V
VOL	Low-level output voltage	$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	V _{IH} = 2 V, I _{OL} = 16 mA			0.4			0.4	V
1	Off-state (high-impedance state)	V _{CC} = MAX,	V _O = 2.4 V			150			40	
IO(off)	output current	V _{IH} = 2 V	V _O = 0.4 V			-150			-40	μA
lj	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5 V			1			1	mA
IIН	High-level input current	V _{CC} = MAX,	V _I = 2.4 V			40			40	μΑ
۱ _{IL}	Low-level input current	$V_{CC} = MAX,$	V _I = 0.4 V			-1.6			-1.6	mA
IOS	Short-circuit output current§	$V_{CC} = MAX$		-30		-70	-30		-70	mA
ICC	Supply current	V _{CC} = MAX,	See Note 4		50	72		50	72	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ Not more than one output should be shorted at a time.

NOTE 4: I_{CC} is measured with all outputs open; CLR grounded, following momentary connection to 4.5 V, N, G1, G2, and all data inputs grounded; and CLK and M at 4.5 V.

timing requirements over recommended operating conditions (unless otherwise noted)

			SN54	173	SN74	UNIT	
			MIN	MAX	MIN	MAX	UNIT
fclock	Input clock frequency			25		25	MHz
tw	Pulse duration	CLK or CLR	20		20		ns
		Data enable (G1, G2)	17		17		
t _{su}	Setup time	Data	10		10		ns
		CLR (inactive state)	10		10		
+.	Hold time	Data enable (G1, G2)	2		2		
th		Data	10		10		ns



SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS SDLS067A – OCTOBER 1976 – REVISED JUNE 1999

switching characteristics, V_{CC} = 5 V, T_A = 25°C, R_L = 400 Ω (see Figure 1)

	PARAMETER	TEST CONDITIONS	SN54173			S	N74173		UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency		25	35		25	35		MHz
^t PHL	Propagation delay time, high-to-low-level output from clear input	С _L = 50 рF		18	27		18	27	ns
^t PLH	Propagation delay time, low-to-high-level output from clock input			28	43		28	43	
^t PHL	Propagation delay time, high-to-low-level output from clock input			19	31		19	31	ns
^t PZH	Output enable time to high level		7	16	30	7	16	30	
^t PZL	Output enable time to low level	1	7	21	30	7	21	30	ns
^t PHZ	Output disable time from high level		3	5	14	3	5	14	ns
^t PLZ	Output disable time from low level	C _L = 5 pF	3	11	20	3	11	20	115



recommended operating conditions

		SN	54LS173	BA	SN	SN74LS173A		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
ЮН	High-level output current			-1			-2.6	mA
IOL	Low-level output current			12			24	mA
Т _А	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	7507.00		SN	154LS173	3A	SN	74LS17	3A	UNIT
	PARAMETER	TEST COL	NDITIONS [†]	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	V
VIK	Input clamp voltage	$V_{CC} = MIN,$	lı = -18 mA			-1.5			-1.5	V
V _{OH}	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = MAX	2.4	3.4		2.4	3.1		V
M		$V_{CC} = MIN,$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level output voltage	V _{IL} = 0.8 V,	I _{OL} = 24 mA					0.35	0.5	V
1.0.0	Off-state (high-impedance state)	V _{CC} = MAX,	V _O = 2.7 V			20			20	V
IO(off)	output current	V _{IH} = 2 V	V _O = 0.4 V			-20			-20	v
lj	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 7 V			0.1			0.1	mA
Iн	High-level input current	V _{CC} = MAX,	V _I = 2.7 V			20			20	μΑ
Ι _Ι	Low-level input current	V _{CC} = MAX,	V _I = 0.4 V			-0.4			-0.4	mA
IOS	Short-circuit output current§	$V_{CC} = MAX$		-30		-130	-30		-130	mA
ICC	Supply current	V _{CC} = MAX,	See Note 4		19	30		19	24	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

§ Not more than one output should be shorted at a time.

NOTE 4: I_{CC} is measured with all outputs open; CLR grounded, following momentary connection to 4.5 V, N, G1, G2, and all data inputs grounded; and CLK and M at 4.5 V.

timing requirements over recommended operating conditions (unless otherwise noted)

			SN54L	S173A	SN74L	UNIT	
			MIN	MAX	MIN	MAX	UNIT
fclock	clock Input clock frequency					25	MHz
tw	Pulse duration	CLK or CLR	25		25		ns
		Data enable (G1, G2)	35		35		
t _{su}	Setup time	Data	17		17		ns
		CLR (inactive state)	10		10		
+.	Hold time	Data enable (G1, G2)	0		0		
th		Data	3		3		ns



SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS SDLS067A – OCTOBER 1976 – REVISED JUNE 1999

switching characteristics, V_{CC} = 5 V, T_A = 25°C, R_L = 667 Ω (see Figure 2)

	PARAMETER	TEST CONDITIONS	SN	54LS17	BA	SN	74LS173	BA	UNIT
	FARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
f _{max}	Maximum clock frequency		30	50		30	50		MHz
^t PHL	Propagation delay time, high-to-low-level output from clear input	C _L = 45 pF		26	35		26	35	ns
tPLH	Propagation delay time, low-to-high-level output from clock input			17	25		17	25	
^t PHL	Propagation delay time, high-to-low-level output from clock input			22	30		22	30	ns
^t PZH	Output enable time to high level			15	23		15	23	
^t PZL	Output enable time to low level	1		18	27		18	27	ns
^t PHZ	Output disable time from high level			11	20		11	20	ns
^t PLZ	Output disable time from low level	C _L = 5 pF		11	17		11	17	115



SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS SDLS067A - OCTOBER 1976 - REVISED JUNE 1999


PARAMETER MEASUREMENT INFORMATION SERIES 54/74 AND 54S/74S DEVICES Vcc O $(\Lambda \Lambda)$ R_L Test Vcc Point Test **S**1 Point ۷сс From Output \bigcirc (see Ş R_L **Under Test** Note B) RL CL **From Output 1 k**Ω (see Note B) (see Note A) Under Test From Output Test **Under Test** Point Cı (see Note A) Cı (see Note A) S2 LOAD CIRCUIT LOAD CIRCUIT LOAD CIRCUIT FOR 2-STATE TOTEM-POLE OUTPUTS FOR OPEN-COLLECTOR OUTPUTS FOR 3-STATE OUTPUTS 3 V **High-Level** Timing 1.5 V 1.5 V 1.5 V Pulse Input 0 V t_{su} 3 V Data Low-Level 1.5 V 1.5 V 1.5 V Input Pulse 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PULSE DURATIONS SETUP AND HOLD TIMES Output 3 V Control 1.5 V .5 V (low-level enabling) 0 V 3 V 5 1.5 V ۱. Input tPZL -^tPLZ 0 V ≈1.5 V - tPHL **t**PLH Waveform 1 .5 V In-Phase (see Notes C Vон OL + 0.5 V and D) Output 1.5 V 1.5 V VOL (see Note D) Vol tPZH -^tPHZ ^tPHL - tPLH VOH **Out-of-Phase** ۷он Waveform 2 V_{OH} – 0.5 V Output 1.5 V 1.5 V (see Notes C 1.5 V (see Note D) and D) VOL ≈1.5 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS**

- NOTES: A. $\ensuremath{\mathsf{C}}\xspace_L$ includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ; S1 is open and S2 is closed for tPZH; S1 is closed and S2 is open for tPZL.
 - E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O \approx 50 Ω , t_f and t_f \leq 7 ns for Series 54/74 devices and t_f and t_f \leq 2.5 ns for Series 54S/74S devices.
 - F. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



SDLS067A - OCTOBER 1976 - REVISED JUNE 1999



PARAMETER MEASUREMENT INFORMATION

- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ; S1 is open and S2 is closed for tPZH; S1 is closed and S2 is open for tPZL. E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
- F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O \approx 50 Ω , t_f \leq 15 ns, t_f \leq 6 ns. G. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

Home Company Info Employment TI Global Contact Us Site Map								
🐺 Texas Instruments	REAL WURLD SIGNAL FRUGESSING	Search TI						
	PRODUCTS > APPLICATIONS > SUPPORT > TI&ME >	• Advanced Search						

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

SN74LS173A, 4-Bit D-type Registers with 3-State Outputs

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54LS173A	SN74LS173A		
Voltage Nodes (V)	5	5		
Vcc range (V)	4.5 to 5.5	4.75 to 5.25		
Input Level	TTL	TTL		
Output Level	TTL	TTL		
Output Drive (mA)		-2.6/24		
th (ns)		3		
tpd max (ns)		30		
tsu (ns)		17		

FEATURES

Back to Top

- 3-State Outputs Interface Directly With System Bus
- · Gated Output-Control LInes for Enabling or Disabling the Outputs
- Fully Independent Clock Virtually Eliminates Restrictions for Operating in One of Two Modes:
 - Parallel Load
 - Do Nothing (Hold)
- For Application as Bus Buffer Registers
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

DESCRIPTION

Back to Top

The '173 and 'LS173A 4-bit registers include D-type flip-flops featuring totem-pole 3-state outputs capable of driving highly capacitive

or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide these flip-flops with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. Up to 128 of the SN74173 or SN74LS173A outputs can be connected to a common bus and still drive two Series 54/74 or 54LS/74LS TTL normalized loads, respectively, Similarly, up to 49 of the SN54173 or SN54LS173A outputs can be connected to a common bus and drive one additional Series 54/74 or 54LS/74LS TTL normalized load, respectively. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable times are shorter than the average output enable times.

Gated enable inputs are provided on these devices for controlling the entry of data into the flip-flops. When both data-enable (G\1, G\2) inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the buffered clock input. Gate output-control (M, N) inputs also are provided. When both are low, the normal logic states (high or low levels) of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at either output-control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed operation is given in the function table.

The SN54173 and SN54LS173A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74173 and SN74LS173A are characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

To view the following documents, Acrobat Reader 4.0 is required.

Back to Top

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET		Back to Top
datashaat in Aerobat PDE: a	n74lc172c ndf (160 KP Pox A) (Undeted, 06/01/1000)	

Full datasheet in Acrobat PDF: sn74ls173a.pdf (160 KB,Rev.A) (Updated: 06/01/1999)

APPLICATION NOTES

View Application Notes for Digital Logic

- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Designing with the SN54/74LS123 (Rev. A) (SDLA006A Updated: 03/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)

RELATED DOCUMENTS

Back to Top

Back to Top

View Related Documentation for <u>Digital Logic</u>

- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- Logic Selection Guide Second Half 2002 (Rev. R) (SDYU001R, 4274 KB Updated: 07/19/2002)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)

PRICING/AVAILABILITY/PKG DEVICE INFORMATION						▲ <u>Back to Top</u> TI INVENTORY STATUS AS OF 3:00 PM GMT, 26 Sep 2002		REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002				
ORDERABLE DEVICE	<u>STATUS</u>	<u>PACKAGE</u> <u>TYPE PINS</u>	<u>TEMP (°C)</u>	PRODUCT CONTENT	<u>BUDGETARY</u> <u>PRICING</u> QTY \$US	<u>STD</u> <u>PACK</u> <u>QTY</u>	IN STOCK	<u>IN PROGRESS</u> QTY DATE	<u>LEAD TIME</u>	DISTRIBUTOR COMPANY REGION	<u>IN STOCK</u>	PURCHASE
SN74LS173AD	ACTIVE	<u>SOP</u> 16	0 TO 70	View Contents	1KU 0.42	40	<u>N/A*</u>	2954 03 Oct	4 WKS			
								3109 10 Oct				
SN74LS173ADR	ACTIVE	$\frac{\text{SOP}}{(\text{D})} \mid 16$	0 TO 70	<u>View Contents</u>	1KU 0.45	2500	<u>N/A*</u>	1114 03 Oct	4 WKS			
								3109 10 Oct				
SN74LS173AN	ACTIVE	$\frac{PDIP}{(N)}$ 16	0 TO 70	<u>View Contents</u>	1KU 0.42	25	25	4224 02 Oct	4 WKS	<u>Avnet</u> AMERICA	>1k	BUY NOW
								>10k 07 Oct				
SN74LS173ANSR	ACTIVE	$\frac{\text{SOP}}{(\text{NS})}$ 16		View Contents	1KU 0.42	2000	<u>N/A*</u>	>10k 04 Oct	4 WKS			

Table Data Updated on: 9/26/2002