High-Speed CMOS 3.3V 18-Bit Registered Transceivers with Bus Hold

QS74LVCH16501A ADVANCE INFORMATION

FEATURES/BENEFITS

- · 5V tolerant inputs and outputs
- Bus Hold feature holds last active state during 3-state operation
- 10μA I_{CCO} quiescent power supply current
- · Hot insertable
- 2.0V–3.6V V_{CC} supply operation
- ±24mA balanced output drive
- · Power down high impedance inputs and outputs
- t_{PD} = 4.6ns max.
- · Input hysteresis for noise immunity
- Meets or exceeds JEDEC Standard 36 specifications
- · Multiple power and ground pins for low noise
- Operating temperature range: -40°C to 85°C
- Latch-up performance exceeds 500mA
- · ESD performance:

Human body model > 2000V Machine model > 200V

· Packages available:

56-pin TSSOP 56-pin SSOP

DESCRIPTION

The LVCH16501A is an 18-bit registered bus transceiver with three-state outputs that are ideal for driving address and data buses. These high-speed, low-power registered transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. The QS74LVCH16501A provides Bus Hold circuitry on the data inputs to retain the last active state during 3-state operation, eliminating the need for external pull-up resistors. The 3.3V LVC family features low power, low switching noise, and fast switching speeds for low power portable applications as well as high-end advanced workstation applications. 5V tolerant inputs and outputs allow this LVC product to be used in mixed 5V and 3.3V applications. Easy board layout is facilitated by the use of flow-through pinouts and byte enable controls provide architectural flexibility for systems designers. To accommodate hot-plug or live insertion applications, of this product is designed not to load an active bus when V_{CC} is removed. However, during power up or power down sequence, $\overline{\text{OE}}$ should be tied to V_{CC} to ensure high-impedance state on the outputs.

Figure 1. Functional Block Diagram




Figure 2. Pin Configuration (All Pins Top View)

SSOP, TSSOP




Table 1. Pin Description

Name	Description
OEAB	A-to-B Output Enable Input
ŌĒBĀ	B-to-A Output Enable Input (Active Low)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs
Bx	B-to-A Data Inputs or A-to-B 3-State Outputs

Table 2. Function Table (1)

	Outputs			
OEAB	LEAB	CLKAB	Ax	Вх
L	Х	X	X	Z
Н	Н	Х	L	L
Н	Н	Х	Н	Н
Н	L	↑	L	L
Н	L	↑	Н	Н
Н	L	Н	X	B ⁽²⁾
Н	L	L	Х	B ⁽³⁾

Notes:

- 1. A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.
- 2. Output level before the indicated steady-state input conditions were established.
- 3. Output level before the indicated steady-state input conditions were established, provided that CLKAB was LOW before LEAB went LOW.

Table 3. Absolute Maximum Ratings

Supply Voltage to Ground	
DC Output Voltage VOLT	
Outputs HIGH-Z	–0.5V to 7.0V
Outputs Active	
DC Input Voltage V _{IN}	
DC Input Diode Current with V _{IN} < 0	–50mA
DC Output Diode Current	
V _O < 0	–50mA
V _O > V _{CC}	50mA
DC Output Source/Sink Current (I _{OH} /I _{OI})	±50mA
DC Supply Current per Supply Pin	±100mA
DC Ground Current per Ground Pin	±100mA
T _{STG} Storage Temperature	
=	

Note: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to this device resulting in functional or reliability type failures.

Table 4. Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit	
V _{CC}	Supply Voltage, Oper	2.0	3.6	٧	
	Supply Voltage, Data	Retention Only	1.5	3.6	
V _{IH}	Input HIGH Voltage	$V_{OL} = 2.7 \text{ to } 3.6 \text{V}$	2.0	_	V
V _{IL}	Input LOW Voltage	$V_{CC} = 2.7 \text{ to } 3.6 \text{V}$	_	0.8	٧
V _{IN}	Input Voltage		0	5.5	٧
V _{OUT}	Output Voltage in Act	ive State	0	V_{CC}	٧
	Output Voltage in "Of	F" State	0	5.5	
I _{OH}	Output Current HIGH	$V_{CC} = 3.0 - 3.6 V$	_	-24	mA
	$V_{\rm CC} = 2.7V$			-12	
l _{OL}	Output Current LOW V _{CC} = 3.0–3.6V		_	24	mA
	$V_{CC} = 2.7V$		_	12	
Δt/Δν	Input Transition Slew		10	ns/V	
T _A	Operating Free Air Te	emperature	– 40	85	°C

QS74LVCH16501A ADVANCE INFORMATION

Table 5. DC Electrical Characteristics Over Operating Range

Industrial Temperature Range, $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditi	ons	Min	Typ ⁽¹⁾	Max	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = 2.7V, I_{CC} = 2.7V, I_{CC} = 2.7V, I_{CC} = 3.0V, I_{C$	_{OH} = -12mA _{OH} = -12mA	V _{CC} -0.2 2.2 2.4 2.2			V
V _{OL}	Output LOW Voltage	$V_{CC} = 2.7V, I_{CC} = 2.7V, I_{CC} = 2.7V, I_{CC} = 3.0V, I_{C$	_{OL} =12mA			0.2 0.4 0.55	٧
V _{IK}	Input Clamp Voltage	$V_{CC} = 2.7V, I$	_{IN} = -18mA	_	-0.7	-1.2	٧
l _l	Input Leakage Current	$V_I = 0V, V_I =$	$5.5V, V_{CC} = 3.6V$	_	_	±1.0	μА
I _{BH}	Bus Hold Inputs Overdrive Current ^(2,3)		$V_{IN} = 0V \text{ or } V_{IN} = V_{CC}$ $0.8V < V_{IN} < 2.0V$	_	_	50 500 ⁽⁴⁾	μА
I _{BHH}	Bus Hold Input	$V_{CC} = 3V$	V _{IN} = 2.0V	-75 -75		_	μА
I _{BHL}	Sustaining Current		$V_{IN} = 0.8V$	75			
l _{oz}	High-Z I/O Leakage	$V_O = 0V, V_O = V_I = V_{IH} \text{ or } V_{II}$		_		±1.0	μΑ
I _{OFF}	Power Off Leakage	$V_{CC} = 0V, V_{I}$	or V _O = 5.5V	_	_	10	μΑ
I _{cc}	Quiescent Power Supply Current	$V_{\rm CC} = 3.6V, V_{\rm CC}$	$V_{IN} = V_{CC}$ or GND	_	0.1	10	μА
Δl_{CC}	Quiescent Power Supply Current per Control Inputs at TTL HIGH	$V_{CC} = 3.6V$, \	$V_{\rm IN} = V_{\rm CC} - 0.6V^{(5)}$	_	2.0	3.0	μА
	Quiescent Power Supply Current per Bus Hold Inputs at TTL HIGH	V _{CC} = 3.6V, \	$V_{\rm IN} = V_{\rm CC} - 0.6V^{(5)}$	_	75	500	μА

Notes:

- 1. Typical values are at $V_{\rm CC}$ = 3.3V and $T_{\rm A}$ = 25°C. 2. These parameters are guaranteed by characterization, but not production tested.
- 3. Pins with Bus Hold are identified in the pin description.
- 4. An external driver must provide at least |I_{BH}| during transition to guarantee that the Bus Hold input will change state.
 5. Per TTL driven input. All other inputs at V_{CC} or GND.

Table 6. Dynamic Switching Characteristics

Symbol	Parameter	Test Conditions		Typ ⁽¹⁾	Unit
V_{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50pF, V_{CC} = 3.3V$	$V_{IH} = 3.3V, V_{IL} = 0V$	8.0	<
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50pF, V_{CC} = 3.3V$	$V_{IH} = 3.3V, V_{IL} = 0V$	0.8	V
C_PD	Power Dissipation	$C_L = 50pF, f = 10MHz,$	Output Enable	35	рF
		$V_{CC} = 3.3 \pm 0.3 V$	Output Disable	6	

1. Typical values are at V_{CC} = 3.3V, 25°C ambient.

QS74LVCH16501A ADVANCE INFORMATION

Table 7. Capacitance(1)

Symbol	Pins	Conditions	Тур	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$, $V_{OUT} = 0V$, $f = 1MHz$	7.0	рF
C _{I/O}	I/O Capacitance	$V_{IN} = 0V, V_{OUT} = 0V, f = 1MHz$	8.0	pF

Note:

Table 8. Switching Characteristics Over Operating Range

Industrial Temperature Range, $T_A=-40^{\circ}C$ to $85^{\circ}C$ $C_{LOAD}=50pF,~R_{LOAD}=500\Omega$ unless otherwise noted.

			V _{CC} = 3.	3 ±0.3V	V _{cc} =	2.7V ⁽²⁾	
Symbol	Description ⁽¹⁾		Min	Max	Min	Max	Unit
f _{MAX}	CLKAB or CL Frequency ⁽²⁾	KBA	150	_	_	_	MHz
t _{PD}	Propagation D Ax to Bx or Bx		1.5	4.6	1.5	5.2	ns
	Propagation E LEBA to Ax, L	•	1.5	5.3	1.5	6.0	
	Propagation DCLKBA to Ax,	elay CLKAB to Bx	1.5	5.3	1.5	6.0	
t _{EN}	Output Enable Time OEBA to Ax, OEAB to Bx		1.5	5.6	1.5	6.0	ns
t _{DIS}	Output Disable Time ⁽²⁾ OEBA to Ax, OEAB to Bx		1.5	5.8	1.5	6.5	ns
t _{su}	Setup Time HIGH or LOW Ax to CLKAB, Bx to CLKBA		3.0		3.0		ns
t _H	Hold Time HIGH or LOW Ax to CLKAB, Bx to CLKBA		0		0	_	ns
t _{su}	Setup Time HIGH or Low	Clock LOW	3.0		3.0		ns
	Ax to LEAB Bx to LEBA	Clock HIGH	2.0		2.0		ns
t _H	Hold Time HIGH or LOW Ax to LEAB, Bx to LEBA		1.5		1.5	_	ns
t _w	Pulse Width(2)		3.0		3.0		ns
t _{SK(O)}	Output Skew(3)	_	0.5	_	0.5	ns


Notes:

- 1. See test circuit and waveforms. Minimum Limits are guaranteed but not tested on Propagation Delays.
- 2. Guaranteed by characterization.
- 3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by characterization but not production tested.

^{1.} Capacitance is characterized but not production tested.

TEST CIRCUIT AND WAVEFORMS

Figure 3. Test Circuit



$$\begin{split} & C_L = \text{Load capacitance: includes jig and} \\ & \text{probe capacitance.} \\ & R_T = \text{Termination resistance: should be} \\ & \text{equal to } Z_{OUT} \text{ of the Pulse Generator.} \end{split}$$

Switch

GND

Open

Figure 4. Setup, Hold, and Release Timing




Figure 6. Pulse Width

SWITCH POSITION

Test

Open Drain Disable LOW

Enable LOW

Disable HIGH

Enable HIGH

All Other Inputs

DEFINITIONS:






Figure 5. Enable and Disable Timing




Notes:

- Input Control Enable = LOW and Input Control Disable = HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; $Z_{OUT} \leq 50\Omega$; t_F , $t_R \leq$ 2.5ns.

Figure 7. Propagation Delay



ORDERING INFORMATION



Bus Hold Option:

H – with Bus Hold

Number of Bits:

16 - 18-Bit

Output Resistor Option:

Blank - No Output Resistor

Device Type:

501

Package Type:

PV - SSOP, 300 mil PA - TSSOP, 240 mil