

**CD54HC564/3A**  
**CD54HCT564/3A**

**Switching Speed** (Limits with black dots (•) are tested 100%.)  
**SWITCHING CHARACTERISTICS** ( $C_L = 50 \text{ pF}$ , Input  $t_r, t_f = 6 \text{ ns}$ )

CHARACTERISTIC	SYMBOL	TEST CONDITIONS $V_{cc} = 5 \text{ V}$	LIMITS								UNITS	
			25°C				-55°C to +125°C					
			HC		HCT		54HC		54HCT			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay Clock to Output	$t_{PLH}$	2	—	165	—	—	—	250	—	—	ns	
	$t_{PHL}$	4.5	—	33•	—	35•	—	50•	—	53•		
	$t_{PHL}$	6	—	28	—	—	—	43	—	—		
Propagation Delay Output Disable to Q	$t_{PLZ}$	2	—	135	—	—	—	205	—	—	ns	
	$t_{PHZ}$	4.5	—	27•	—	30•	—	41•	—	45•		
	$t_{PHZ}$	6	—	23	—	—	—	35	—	—		
Propagation Delay Output Enable to Q	$t_{PZL}$	2	—	150	—	—	—	225	—	—	ns	
	$t_{PZH}$	4.5	—	30•	—	35•	—	45•	—	53•		
	$t_{PZH}$	6	—	26	—	—	—	38	—	—		
Output Transition Time	$t_{TLH}$	2	—	60	—	—	—	90	—	—	ns	
	$t_{THL}$	4.5	—	12	—	12	—	18	—	18		
	$t_{THL}$	6	—	10	—	—	—	15	—	—		
Input Capacitance	$C_I$	—	—	10	—	10	—	10	—	10	pF	
3-State Output Capacitance	$C_O$	—	—	20	—	20	—	20	—	20		

5

**Burn-In Test-Circuit Connections** (Use Static II for /3A burn-in and Dynamic for Life Test.)


Static	STATIC BURN-IN I			STATIC BURN-IN II		
	OPEN	GROUND	$V_{cc} (6V)$	OPEN	GROUND	$V_{cc} (6V)$
CD54HC/HCT564	12-19	1-11	20	12-19	10	1-9,11,20
Dynamic	OPEN	GROUND	$1/2 V_{cc} (3V)$	$V_{cc} (6V)$	OSCILLATOR	
	—	1,10	12-19	20	11	2-9

NOTE: Each pin except  $V_{cc}$  and Gnd will have a resistor of 2k-47k ohms.

**Octal Transparent Latch, 3-State**
**CD54HC573/3A**  
**CD54HCT573/3A**

The RCA CD54HC573 and CD54HCT573 are high speed Octal Transparent Latches manufactured with silicon gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL devices. The CD54HCT573 is functional as well as pin compatible with the standard 54LS573.

The outputs are transparent to the inputs when the latch enable (LE) is high. When the latch enable (LE) goes low the data is latched. The output enable ( $\bar{OE}$ ) controls the three-state outputs. When the output enable ( $\bar{OE}$ ) is high the outputs are in the high impedance state. The latch operation is independent of the state of the output enable. The 573 and 373 are identical in function and differ only in their pinout arrangements.


**FUNCTIONAL DIAGRAM**
**Package Specifications**  
See Section 11, Fig. 13

# CD54HC573/3A

# CD54HCT573/3A

## Static Electrical Characteristics (Limits with black dots (•) are tested 100%) — Bus Type

CHARACTERISTICS	TEST CONDITIONS				$V_{IN}$	LIMITS		UNITS
	HC/HCT			$V_{IN}$		HC	HCT	
	$V_{DD}$	$V_O$	$I_O$	$V_{CC}$ or GND		$V_{IL}$ or $V_{IH}$	$V_{IL}$ or $V_{IH}$	
Output High (Source) Current $I_{OH}$ Min. - TTL Load	25°C	4.5	3.98	—	—	0, 4.5	0, 4.5	—
	-55°C	4.5	3.70	—	—	0, 4.5	0, 4.5	-6•
	+125°C	4.5	3.70	—	—	0, 4.5	0, 4.5	—
Output Low (Sink) Current $I_{OL}$ Min. - TTL Load	25°C	4.5	0.26	—	—	0, 4.5	0, 4.5	6•
	-55°C	4.5	0.40	—	—	0, 4.5	0, 4.5	6•
	+125°C	4.5	0.40	—	—	0, 4.5	0, 4.5	—
High Level Output Voltage $V_{OH}$ - TTL Load	25°C	4.5	—	-6	—	1.35, 3.15	0.8, 2.0	3.98•
	-55°C	4.5	—	-6	—	1.35, 3.15	0.8, 2.0	3.70•
	+125°C	4.5	—	-6	—	1.35, 3.15	0.8, 2.0	—
Low Level Output Voltage $V_{OL}$ - TTL Load	25°C	4.5	—	6	—	1.35, 3.15	0.8, 2.0	0.26•
	-55°C	4.5	—	6	—	1.35, 3.15	0.8, 2.0	0.40•
	+125°C	4.5	—	6	—	1.35, 3.15	0.8, 2.0	—
Quiescent Device Current $I_{CC}$	25°C	6	—	—	6, 0	—	—	8•
	-55°C	6	—	—	6, 0	—	—	160•
	+125°C	6	—	—	6, 0	—	—	—

HCT INPUT LOADING TABLE

INPUT	UNIT LOAD*
$\bar{OE}$	1.25
$D_n$	0.3
$LE$	0.65

\*Unit load is  $\Delta I_{CC}$  limit specified in Static Characteristics Chart, e.g., 360  $\mu A$  max. @ 25°C.

## Switching Speed (Limits with black dots (•) are tested 100%)

### SWITCHING CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , Input $t_r, t_f = 6 \text{ ns}$ )

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS								UNITS	
			25°C				-55°C to +125°C					
			HC		HCT		54HC		54HCT			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay Data on Qn	$t_{PLH}$	2	—	175	—	—	—	265	—	—	ns	
		4.5	—	35•	—	40•	—	53•	—	60•		
		6	—	30	—	—	—	45	—	—		
	$t_{PHL}$	2	—	175	—	—	—	265	—	—		
		4.5	—	35•	—	35•	—	53•	—	53•		
		6	—	30	—	—	—	45	—	—		
Output Enabling Time	$t_{PZL}$	2	—	150	—	—	—	225	—	—	ns	
		4.5	—	30•	—	35•	—	45•	—	53•		
		6	—	26	—	—	—	38	—	—		
Output Disabling Time	$t_{PZH}$	2	—	150	—	—	—	225	—	—	ns	
		4.5	—	30•	—	35•	—	45•	—	53•		
		6	—	26	—	—	—	38	—	—		
Output Transition Time	$t_{TLH}$	2	—	60	—	—	—	90	—	—	ns	
		4.5	—	12	—	12	—	18	—	18		
		6	—	10	—	—	—	15	—	—		
Input Capacitance	$C_I$	—	—	10	—	10	—	10	—	10	pF	
3-State Output Capacitance	$C_O$	—	—	20	—	20	—	20	—	20		

# CD54HC573/3A CD54HCT373/3A

## Burn-In Test-Circuit Connections

<b>Static</b>	STATIC BURN-IN I			STATIC BURN-IN II		
	OPEN	GROUND	V <sub>cc</sub> (6V)	OPEN	GROUND	V <sub>cc</sub> (6V)
CD54HC/HCT573	12-19	1-11	20	12-19	10	1-9,11,20
<b>Dynamic</b>	OPEN	GROUND	1/2 V <sub>cc</sub> (3V)	V <sub>cc</sub> (6V)	OSCILLATOR 50 kHz	25 kHz
CD54HC/HCT573	—	1,10	12-19	20	11	2-9


NOTE: Each pin except V<sub>cc</sub> and Gnd will have a resistor of 2k-47k ohms.  
Connect pins marked (\*) without using a resistor.

## Octal D-Type Flip-Flop, 3-State

## CD54HC574/3A CD54HCT574/3A

5

The RCA CD54HC574 and CD54HCT574 are octal D-type flip-flops with three-state outputs and the capability to drive 15 LSTTL loads. The eight edge-triggered flip-flops enter data into their registers on the LOW to HIGH transition of clock (CP). The Output Enable (OE) controls the three-state outputs and is independent of the register operation. When Output Enable (OE) is HIGH the outputs will be in the high impedance state. The 574 and 374 are identical in function and differ only in their pinout arrangements.



## Package Specifications

See Section 11, Fig. 13

## FUNCTIONAL DIAGRAM

## Static Electrical Characteristics (Limits with black dots (\*) are tested 100%) — Bus Type

CHARACTERISTICS	TEST CONDITIONS						LIMITS	UNITS	
	HC/HCT				V <sub>IN</sub>	HC	HCT		
	V <sub>DD</sub>	V <sub>O</sub>	I <sub>O</sub>	V <sub>CC</sub> OR GND					
Output High (Source) Current I <sub>OH</sub> Min. - TTL Load	25°C	4.5	3.98	—	—	0, 4.5	0, 4.5	—	
	-55°C	4.5	3.70	—	—	0, 4.5	0, 4.5	—	
	+125°C	4.5	—	—	—	—	—	mA	
Output Low (Sink) Current I <sub>OL</sub> Min. - TTL Load	25°C	4.5	0.26	—	—	0, 4.5	0, 4.5	—	
	-55°C	4.5	0.40	—	—	0, 4.5	0, 4.5	—	
	+125°C	4.5	—	—	—	—	—	—	
High Level Output Voltage V <sub>OH</sub> - TTL Load	25°C	4.5	—	-6	—	1.35, 3.15	0.8, 2.0	3.98*	
	-55°C	4.5	—	-6	—	1.35, 3.15	0.8, 2.0	3.70*	
	+125°C	4.5	—	—	—	—	—	V	
Low Level Output Voltage V <sub>OL</sub> - TTL Load	25°C	4.5	—	6	—	1.35, 3.15	0.8, 2.0	—	
	-55°C	4.5	—	6	—	1.35, 3.15	0.8, 2.0	—	
	+125°C	4.5	—	—	—	—	—	—	
Quiescent Device Current I <sub>CC</sub>	25°C	6	—	—	6, 0	—	—	8*	
	-55°C	6	—	—	6, 0	—	—	160*	
	+125°C	6	—	—	—	—	—	μA	

The complete static electrical test specification consists of the above by-type static tests combined with the standard static tests in the beginning of this section.