


# CD54AC00/3A CD54ACT00/3A

## Quad 2-Input NAND Gate

The RCA CD54AC00/3A and CD54ACT00/3A are quad 2-input NAND gates that utilize the new RCA ADVANCED CMOS LOGIC technology. The CD54AC00/3A and CD54ACT00/3A are supplied in 14-lead dual-in-line ceramic packages (F suffix).



### Package Specifications

See Section 11, Fig. 10

**FUNCTIONAL DIAGRAM & TERMINAL ASSIGNMENT**

### Static Electrical Characteristics (Limits with black dots (•) are tested 100%.)

CHARACTERISTICS	TEST CONDITIONS		V <sub>CC</sub> (V)	AMBIENT TEMPERATURE (T <sub>A</sub> ) - °C				UNITS	
				+25		-55 to +125			
				MIN.	MAX.	MIN.	MAX.		
Quiescent Supply Current (SSI)	I <sub>CC</sub>	V <sub>CC</sub> or GND	0	5.5	—	4•	—	80•	μA

The complete static electrical test specification consists of the above by-type static tests combined with the standard static tests in the beginning of this section.

### ACT INPUT LOADING TABLE

INPUT	UNIT LOAD*
All	0.15

\*Unit load is ΔI<sub>CC</sub> limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

### Burn-In Test-Circuit Connections (Use Static II for /3A burn-in and Dynamic for Life Test.)

Static	STATIC BURN-IN I			STATIC BURN-IN II		
	OPEN	GROUND	V <sub>CC</sub> (6V)	OPEN	GROUND	V <sub>CC</sub> (6V)
CD54AC/ACT00	3,6,8,11	1,2,4,5,7,9,10,12,13	14	3,6,8,11	7	1,2,4,5,9,10,12-14
Dynamic	OPEN	GROUND	1/2 V <sub>CC</sub> (3V)	V <sub>CC</sub> (6V)	OSCILLATOR	
CD54AC/ACT00	—	7	3,6,8,11	14	50 kHz	25 kHz
					1,2,4,5,9,10,12,13	—

NOTE: Each pin except V<sub>CC</sub> and Gnd will have a resistor of 2k-47k ohms.

# CD54AC00/3A CD54ACT00/3A

**SWITCHING CHARACTERISTICS: AC Series;  $t_r, t_f = 3$  ns,  $C_L = 50$  pF (Worst Case)**

CHARACTERISTICS	SYMBOL	V <sub>CC</sub> (V)	-55 to +125° C		UNITS
			MIN.	MAX.	
Propagation Delay Input to Output	$t_{PLH}$	1.5	—	91	ns
	$t_{PHL}$	3.3*	3.1	10.2	
		5†	2.2	7.3*	
Power Dissipation Capacitance	C <sub>PD</sub> §	—	45 Typ.		pF
Input Capacitance	C <sub>I</sub>	—	—	10	pF

**SWITCHING CHARACTERISTICS: ACT Series;  $t_r, t_f = 3$  ns,  $C_L = 50$  pF (Worst Case)**

CHARACTERISTICS	SYMBOL	V <sub>CC</sub> (V)	-55 to +125° C		UNITS
			MIN.	MAX.	
Propagation Delay Input to Output	$t_{PLH}$	5†	3.2	10.8*	ns
	$t_{PHL}$		4	13.2*	
Power Dissipation Capacitance	C <sub>PD</sub> §	—	45 Typ.		pF
Input Capacitance	C <sub>I</sub>	—	—	10	pF

\*3.3 V: min. is @ 3.6 V  
max. is @ 3 V

†5 V: min. is @ 5.5 V  
max. is @ 4.5 V

§C<sub>PD</sub> is used to determine the dynamic power consumption per gate.

For AC,  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$

For ACT,  $P_D = V_{CC}^2 f_i (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$  where

$f_i$  = input frequency  
 $C_L$  = output load capacitance  
 $V_{CC}$  = supply voltage


(Limits with black dots (•) are tested 100%.)

6

## Quad 2-Input NOR Gate

## CD54AC02/3A CD54ACT02/3A

The RCA CD54AC02/3A and CD54ACT02/3A are quad 2-input NOR gates that utilize the new RCA ADVANCED CMOS LOGIC technology. The CD54AC02/3A and CD54ACT02/3A are supplied in 14-lead dual-in-line ceramic packages (F suffix).



### Package Specifications

See Section 11, Fig. 10

### FUNCTIONAL DIAGRAM & TERMINAL ASSIGNMENT