

# UT54ACS164646S

RadHard Schmitt CMOS 16-bit Bidirectional MultiPurpose Registered Transceiver  
Advanced Datasheet

August 30, 2006  
www.aeroflex.com/radhard



## FEATURES

- ❑ Voltage translation
  - 5V bus to 3.3V bus
  - 3.3V bus to 5V bus
- ❑ Independent registers for A and B buses
- ❑ Multiplexed real-time and stored data
- ❑ Flow-through architecture optimizes PCB layout
- ❑ Cold- and Warm-sparing
  - 1MΩ minimum input impedance power-off
  - Guranteed output tri-state while one power supply is "off" and the other is "on"
- ❑ Schmitt trigger inputs to filter noisy signals
- ❑ 0.6μm Commercial RadHard™ CMOS
  - Total dose: 100K rad(Si)
  - Single Event Latchup immune
  - SEU Onset LET >40 MeV-cm<sup>2</sup>/mg
- ❑ High speed, low power consumption
- ❑ Available QML Q or V processes
- ❑ Standard Microcircuit Drawing: 5962-06234
- ❑ Package:
  - 56-pin ceramic flatpack

## PIN DESCRIPTION

Pin Names	Description
$\overline{OE}x$	Output Enable Input (Active Low)
DIRx	Direction Control Inputs
xAx	Side A Inputs or 3-State Outputs (3.3V Port)
xBx	Side B Inputs or 3-State Outputs (5V Port)
xSAB	Select real-time or stored A bus data to B bus
xSBA	Select real-time or stored B bus data to A bus
xCLKAB	Store A bus data
xCLKBA	Store B bus data


## DESCRIPTION

The UT54ACS164646S is a 16-bit, MultiPurpose, registered, level shifting, bus transceiver consisting of D-type flip-flops, control circuitry, and 3-state outputs arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The high-speed, low power UT54ACS164646S transceiver is designed to perform multiple functions including: asynchronous two-way communication, signal buffering, voltage translation, cold- and warm-sparing. The device can be used as two independant 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. With either V<sub>DD</sub> supply equal to zero volts, the UT54ACS164646S outputs and inputs present a minimum impedance of 1MΩ making it ideal for "cold-spares" and "warm-spares" applications. By virtue of its flexible power supply interface, the UT54ACS164646S may operate as a 3.3-volt only, 5-volt only, or mixed 3.3V/5V bus transceiver.


The Output-enable ( $\overline{OE}x$ ) and direction-control (DIRx) inputs are provided to control the tri-state function and input/output direction of the transceiver respectively. The select controls (SAB and SBA) select whether stored register data or real-time data is driven to the outputs as determined by the DIRx inputs. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Regardless of the selected operating mode ("real-time" or "recall"), a rising edge on the port input clocks (xCLKAB and xCLKBA) will latch the corresponding I/O states into their respective registers. Furthermore, when a data port is isolated ( $\overline{OE}x$  = high), A-port data may be stored into its corresponding register while B-port data may be independantly stored into its corresponding registers. Therefore, when an output function is disabled, the input function is still enabled and may be used to store and transmit data. Lastly, only one of the two buses, xA-port or xB-port, may be driven at a time.

### 56-Lead Flatpack

#### Pinout



#### LOGIC SYMBOL



## POWER TABLE

Port B	Port A	OPERATION
5 Volts	3.3 Volts	Voltage Translator
5 Volts	5 Volts	Non Translating
3.3 Volts	3.3 Volts	Non Translating
V <sub>SS</sub>	V <sub>SS</sub>	Cold Spare
V <sub>SS</sub>	3.3V or 5V	Port B Warm Spare
3.3V or 5V	V <sub>SS</sub>	Port A Warm Spare

## I/O GUIDELINES

Control signals DIRx,  $\overline{\text{OEx}}$ , xSAB, xSBA, xCLKAB, and xCLKBA are 5-volt tolerant inputs power by V<sub>DDA</sub>. Therefore, when V<sub>DDA</sub> is at 3.3-volts, either 3.3- or 5-volt CMOS logic levels may be applied to all control inputs. Additionally, it is recommended that all unused inputs be tied to V<sub>SS</sub> through a 1K $\Omega$  resistor. Input signal transition should be driven to the UT54ACS164646S with a rise and fall time that is  $\leq 100\mu\text{s}$ .

## POWER APPLICATION GUIDELINES



For proper operation connect power to all V<sub>DDx</sub> and ground all V<sub>SS</sub> pins (i.e., no floating V<sub>DDx</sub> or V<sub>SS</sub> input pins). By virtue of the UT54ACS164646S warm-spare feature, power supplies V<sub>DDB</sub> and V<sub>DDA</sub> may be applied to the device in any order. To ensure the device is in cold-spare, both supplies, V<sub>DDB</sub> and V<sub>DDA</sub>, must be equal to V<sub>SS</sub> +/- 0.3V. Warm-spare operation is in effect when on power supply is >1V and the other power supply is equal to V<sub>SS</sub> +/- 0.3V. If V<sub>DDB</sub> has a power-on ramp rate longer than 1 second, then V<sub>DDA</sub> should be powered-on first to ensure proper control of DIRx and  $\overline{\text{OEx}}$ . During normal operation of the part, after power-up, ensure V<sub>DDB</sub>  $\geq$  V<sub>DDA</sub>.

## FUNCTION TABLE

Inputs						Data I/O <sup>+</sup>		Operation or Function
$\overline{\text{OEx}}$	DIRx	xCLKAB	xCLKBA	xSAB	xSBA	xA1-xA8	xB1-xB8	
X	X	↑	X	X	X	Input	Unspecified	Store A, B unspecified <sup>+</sup>
X	X	X	↑	X	X	Unspecified	Input	Store B, A unspecified <sup>+</sup>
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input	Input	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Recall stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B Bus
L	H	H or L	X	H	X	Input	Output	Recall stored A data to B bus

<sup>+</sup> The data-output functions may be enabled or disabled by various signals  $\overline{\text{OEx}}$  or DIRx. Data-input functions are always enabled, i.e. data at the bus terminals is stored on every low-to-high transition of the clock inputs.

**LOGIC DIAGRAM**



## RADIATION HARDNESS SPECIFICATIONS <sup>1</sup>

PARAMETER	LIMIT	UNITS
Total Dose	1.0E5	rad(Si)
SEL LET Threshold	>111	MeV-cm <sup>2</sup> /mg
SEU Onset LET Threshold	TBD	MeV-cm <sup>2</sup> /mg
SEU Error Rate <sup>2</sup>	TBD	errors/bit-day
Neutron Fluence <sup>3</sup>	1.0E14	n/cm <sup>2</sup>

### Notes:

1. Logic will not latchup during radiation exposure within the limits defined in the table.
2. Adams 90% worst case particle environment, geosynchronous orbit, 100mils of Aluminum shielding
3. Not tested, inherent of CMOS technology.

## WEIBUL PARAMETERS

SHAPE PARAMETER	WIDTH PARAMETER	SATURATED CROSS-SECTION	ONSET LET	DEVICE DEPTH	FUNNEL DEPTH
TBD	TBD	TBD	TBD	TBD	TBD

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

SYMBOL	PARAMETER	LIMIT (Mil only)	UNITS
V <sub>I/OB</sub> (Port B) <sup>2</sup>	Voltage any pin	-0.3 to V <sub>DDB</sub> +0.3	V
V <sub>I/OA</sub> (Port A) <sup>2</sup>	Voltage any pin	-0.3 to V <sub>DDA</sub> +0.3	V
V <sub>DDB</sub>	Supply voltage	-0.3 to 6.0	V
V <sub>DDA</sub>	Supply voltage	-0.3 to 6.0	V
T <sub>STG</sub>	Storage Temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	+175	°C
Θ <sub>JC</sub>	Thermal resistance junction to case	20	°C/W
I <sub>I</sub>	DC input current	±10	mA
P <sub>D</sub>	Maximum power dissipation	1	W

### Note:

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
2. For cold spare mode (V<sub>DDx</sub> = V<sub>SS</sub> +/- 0.3V), V<sub>I/Ox</sub> may be -0.3V to the maximum recommended operating V<sub>DDx</sub> + 0.3V.

## DUAL SUPPLY OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMIT	UNITS
$V_{DDB}^1$	Supply voltage	3.0 to 3.6 or 4.5 to 5.5	V
$V_{DDA}^1$	Supply voltage	3.0 to 3.6 or 4.5 to 5.5	V
$V_{INB}$ (Port B)	Input voltage any pin	0 to $V_{DDB}$	V
$V_{INA}$ (Port A)	Input voltage any pin	0 to $V_{DDA}$	V
$T_C$	Temperature range	-55 to + 125	°C

**Note:**

1. During normal operation,  $V_{DDB} \geq V_{DDA}$ .

## DC ELECTRICAL CHARACTERISTICS<sup>1</sup>

( $T_C = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  for "C" screening and  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$  for "W" screening)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
$V_{T+}$	Schmitt Trigger, positive going threshold <sup>2</sup>	$V_{DDx}$ from 3.00 to 5.5		$.7V_{DDx}$	V
$V_{T-}$	Schmitt Trigger, negative going threshold <sup>2</sup>	$V_{DDx}$ from 3.00 to 5.5	$.3V_{DDx}$		V
$V_{H1}$	Schmitt Trigger range of hysteresis <sup>10</sup>	$V_{DDx}$ from 4.5 to 5.5	0.7		V
$V_{H2}$	Schmitt Trigger range of hysteresis <sup>10</sup>	$V_{DDx}$ from 3.00 to 3.6	0.5		V
$I_{IN}$	Input leakage current <sup>10</sup>	$V_{DDx}$ from 3.6 to 5.5 $V_{IN} = V_{DDx}$ or $V_{SS}$	-1	3	$\mu\text{A}$
$I_{OZ}$	Three-state output leakage current <sup>10</sup>	$V_{DDx}$ from 3.6 to 5.5 $V_{IN} = V_{DDx}$ or $V_{SS}$	-1	3	$\mu\text{A}$
$I_{CS}$	Cold sparing input leakage current <sup>3</sup> (any pin)	$V_{IN} = 5.5$ $V_{DDB} = V_{DDA} = V_{SS} \pm 0.3\text{V}$	-5	5	$\mu\text{A}$
$I_{WSB}$	Warm sparing input leakage current <sup>3</sup> (any pin)	$V_{IN} = 5.5$ ; $V_{DDA} = 3\text{V}$ to $5.5\text{V}$ $V_{DDB} = V_{SS} \pm 0.3\text{V}$	-5	5	$\mu\text{A}$
$I_{WSA}$	Warm sparing input leakage current <sup>3</sup> (any pin)	$V_{IN} = 5.5$ ; $V_{DDB} = 3\text{V}$ to $5.5\text{V}$ $V_{DDA} = V_{SS} \pm 0.3\text{V}$	-5	5	$\mu\text{A}$
$I_{OS1}$	Short-circuit output current <sup>6, 11</sup>	$V_O = V_{DDx}$ or $V_{SS}$ $V_{DDx}$ from 4.5 to 5.5	-200	200	mA
$I_{OS2}$	Short-circuit output current <sup>6, 11</sup>	$V_O = V_{DDx}$ or $V_{SS}$ $V_{DDx}$ from 3.00 to 3.6	-100	100	mA
$V_{OL1}$	Low-level output voltage <sup>4, 10</sup>	$V_{DDx} = 4.5\text{V}$ ; $I_{OL} = 8\text{mA}$		0.4	V
		$V_{DDx} = 4.5\text{V}$ ; $I_{OL} = 100\mu\text{A}$		0.2	

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
V <sub>OL2</sub>	Low-level output voltage <sup>4, 10</sup>	V <sub>DDx</sub> = 3.00V; I <sub>OL</sub> = 8mA		0.5	V
		V <sub>DDx</sub> = 3.00V; I <sub>OL</sub> = 100μA		0.2	
V <sub>OH1</sub>	High-level output voltage <sup>4, 10</sup>	V <sub>DDx</sub> = 4.5V; I <sub>OH</sub> = -8mA	V <sub>DDx</sub> - 0.7		V
		V <sub>DDx</sub> = 4.5V; I <sub>OH</sub> = -100μA	V <sub>DDx</sub> - 0.2		
V <sub>OH2</sub>	High-level output voltage <sup>4, 10</sup>	V <sub>DDx</sub> = 3.00V; I <sub>OH</sub> = -8mA	V <sub>DDx</sub> - 0.9		V
		V <sub>DDx</sub> = 3.00V; I <sub>OH</sub> = -100μA	V <sub>DDx</sub> - 0.2		
P <sub>total1</sub>	Power dissipation <sup>5,7, 8</sup>	C <sub>L</sub> = 50pF V <sub>DDB</sub> = V <sub>DDA</sub> = 4.5V to 5.5V		2.0	mW/ MHz
P <sub>total2</sub>	Power dissipation <sup>5, 7, 8</sup>	C <sub>L</sub> = 50pF V <sub>DDB</sub> = V <sub>DDA</sub> = 3.00V to 3.6V		1.5	mW/ MHz
I <sub>DD</sub>	Standby Supply Current V <sub>DDB</sub> or V <sub>DDA</sub> Pre-Rad 25°C	V <sub>IN</sub> = V <sub>DDx</sub> or V <sub>SS</sub> V <sub>DDB</sub> = V <sub>DDA</sub> = 5.5V		10	μA
	Standby Supply Current V <sub>DDB</sub> or V <sub>DDA</sub> Pre-Rad -55°C to +125°C	$\overline{OE}$ = V <sub>DDA</sub>		100	
	Standby Supply Current V <sub>DDB</sub> or V <sub>DDA</sub> Post-Rad 25°C			500	
C <sub>IN</sub>	Input capacitance <sup>9</sup>	f = 1MHz @ 0V V <sub>DDx</sub> from 3.00V to 5.5V		15	pF
C <sub>OUT</sub>	Output capacitance <sup>9</sup>	f = 1MHz @ 0V V <sub>DDx</sub> from 3.00V to 5.5V		15	pF

- Notes:**
- All specifications valid for radiation dose ≤ 1E5 rad(Si) per MIL-STD-883, Method 1019.
  - Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: V<sub>IH</sub> = V<sub>IH</sub>(min) + 20%, - 0%; V<sub>IL</sub> = V<sub>IL</sub>(max) + 0%, - 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to V<sub>IH</sub>(min) and V<sub>IL</sub>(max).
  - All combinations of  $\overline{OE}$ x and DIRx
  - Per MIL-PRF-38535, for current density ≤ 5.0E5 amps/cm<sup>2</sup>, the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF-MHz.
  - Guaranteed by characterization.
  - Not more than one output may be shorted at a time for maximum duration of one second.
  - Power does not include power contribution of any CMOS output sink current.
  - Power dissipation specified per switching output.
  - Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V<sub>SS</sub> at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
  - Guaranteed; tested on a sample of pins per device.
  - Supplied as a design limit, but not guaranteed or tested.

**AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Port B = 5 Volt, Port A = 3.3 Volt)**

(V<sub>DDB</sub> = 5V ±10%; V<sub>DDBA</sub> = 3.3V ±0.3V) (T<sub>C</sub> = -55°C to +125°C for "C" screening and -40°C to +125°C for "W" screening)


SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t <sub>PLH1</sub>	Propagation delay Data to Bus	3.5	9	ns
t <sub>PHL1</sub>	Propagation delay Data to Bus	3.5	9	ns
t <sub>PLH2</sub>	xCLKAB or xCLKBA to Bus	4.5	12	ns
t <sub>PHL2</sub>	xCLKAB or xCLKBA to Bus	4.5	12	ns
t <sub>PLH3</sub> <sup>2</sup>	xSAB or xSBA (with A or B high) to Bus	4	10.5	ns
t <sub>PHL3</sub> <sup>2</sup>	xSAB or xSBA (with A or B high) to Bus	4	10.5	ns
t <sub>PLH4</sub> <sup>2</sup>	xSBA or xSAB (with A or B high) to Bus	4	10.5	ns
t <sub>PHL4</sub> <sup>2</sup>	xSBA or xSAB (with A or B high) to Bus	4	10.5	ns
t <sub>PZH1</sub>	Output enable time $\overline{OEx}$ to Bus	4	12	ns
t <sub>PZL1</sub>	Output enable time $\overline{OEx}$ to Bus	4	10	ns
t <sub>PLZ1</sub>	Output disable time $\overline{OEx}$ to Bus high impedance	5	11	ns
t <sub>PHZ1</sub>	Output disable time $\overline{OEx}$ to Bus high impedance	5	16	ns
t <sub>PZH2</sub> <sup>3</sup>	Output enable time DIRx to Bus	1	18	ns
t <sub>PZL2</sub> <sup>3</sup>	Output enable time DIRx to Bus	1	18	ns
t <sub>PLZ2</sub> <sup>3</sup>	Output disable time DIRx to Bus high impedance	1	20	ns
t <sub>PHZ2</sub> <sup>3</sup>	Output disable time DIRx to Bus high impedance	1	20	ns
t <sub>SKEW</sub> <sup>4</sup>	Skew between outputs	0	600	ps
t <sub>OST</sub> <sup>5</sup>	Differential skew between outputs	0	1000	ps

**Notes:**


1. All specifications valid for radiation dose ≤ 1E5 rads(Si) per MIL-STD-883, Method 1019.
2. These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
3. DIRx to bus times are guaranteed by design, but not tested. OEx to bus times are tested.
4. Output skew is defined as a comparison of any two output transitions high-to-low vs. high-to-low and low-to-high vs. low-to-high.
5. Differential output skew is defined as the comparison of two outputs transitioning in opposite directions low-to-high and high-to-low.



### Propagation Delay



### Enable Disable Times



IN DEVELOPMENT

**AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Port A = Port B, 5 Volt Operation)**


(V<sub>DDB</sub> = 5V ±10%; V<sub>DDA</sub> = 5V ±10%) (T<sub>C</sub> = -55°C to +125°C for "C" screening and -40°C to +125°C for "W" screening)

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t <sub>PLH1</sub>	Propagation delay Data to Bus	3.5	7.5	ns
t <sub>PHL1</sub>	Propagation delay Data to Bus	3.5	7.5	ns
t <sub>PLH2</sub>	xCLKAB or xCLKBA to Bus	4	9	ns
t <sub>PHL2</sub>	xCLKAB or xCLKBA to Bus	4	9	ns
t <sub>PLH3</sub> <sup>2</sup>	xSAB or xSBA (with A or B high) to Bus	4	8	ns
t <sub>PH3L</sub> <sup>2</sup>	xSAB or xSBA (with A or B high) to Bus	4	8	ns
t <sub>PLH4</sub> <sup>2</sup>	xSBA or xSAB (with A or B high) to Bus	4	8	ns
t <sub>PHL4</sub> <sup>2</sup>	xSBA or xSAB (with A or B high) to Bus	4	8	ns
t <sub>PZH1</sub>	Output enable time $\overline{OEx}$ to Bus	3.5	8	ns
t <sub>PZL1</sub>	Output enable time $\overline{OEx}$ to Bus	4.5	10	ns
t <sub>PLZ1</sub>	Output disable time $\overline{OEx}$ to Bus high impedance	4	9	ns
t <sub>PHZ1</sub>	Output disable time $\overline{OEx}$ to Bus high impedance	4	9	ns
t <sub>PZH2</sub> <sup>3</sup>	Output enable time DIRx to Bus	1	12	ns
t <sub>PZL2</sub> <sup>3</sup>	Output enable time DIRx to Bus	1	12	ns
t <sub>PLZ2</sub> <sup>3</sup>	Output disable time DIRx to Bus high impedance	1	15	ns
t <sub>PHZ2</sub> <sup>3</sup>	Output disable time DIRx to Bus high impedance	1	15	ns
t <sub>SKEW</sub> <sup>4</sup>	Skew between outputs	0	400	ps
t <sub>OST</sub> <sup>5</sup>	Differential output skew	0	600	ps


**Notes:**

1. All specifications valid for radiation dose ≤ 1E5 rads(Si) per MIL-STD-883, Method 1019.
2. These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
3. DIRx to bus times are guaranteed by design, but not tested.  $\overline{OEx}$  to bus times are tested.
4. Output skew is defined as a comparison of any two output transitions high-to-low vs. high-to-low and low-to-high vs. low-to-high.
5. Differential output skew is defined as the comparison of two outputs transitioning in opposite directions low-to-high and high-to-low.

### Propagation Delay



### Enable Disable Times



IN DEVELOPMENT

### AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Port A = Port B, 3.3 Volt Operation)


(V<sub>DDB</sub> = V<sub>DDA</sub> = 3.3V ±0.3V) (T<sub>C</sub> = -55°C to +125°C for "C" screening and -40°C to +125°C for "W" screening)

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t <sub>PLH1</sub>	Propagation delay Data to Bus	4	11	ns
t <sub>PHL1</sub>	Propagation delay Data to Bus	4	11	ns
t <sub>PLH2</sub>	xCLKAB or xCLKBA to Bus	4.5	12.5	ns
t <sub>PH2</sub>	xCLKAB or xCLKBA to Bus	4.5	12.5	ns
t <sub>PLH3</sub> <sup>2</sup>	xSAB or xSBA (with A or B high) to Bus	4.5	11	ns
t <sub>PHL3</sub> <sup>2</sup>	xSAB or xSBA (with A or B high) to Bus	4.5	11	ns
t <sub>PLH4</sub> <sup>2</sup>	xSBA or xSAB (with A or B high) to Bus	4.5	11	ns
t <sub>PHL4</sub> <sup>2</sup>	xSBA or xSAB (with A or B high) to Bus	4.5	11	ns
t <sub>PZH1</sub>	Output enable time $\overline{OEx}$ to Bus	4	11	ns
t <sub>PZL1</sub>	Output enable time $\overline{OEx}$ to Bus	4	11	ns
t <sub>PLZ1</sub>	Output disable time $\overline{OEx}$ to Bus high impedance	4	10	ns
t <sub>PHZ1</sub>	Output disable time $\overline{OEx}$ to Bus high impedance	4	16	ns
t <sub>PZH2</sub> <sup>3</sup>	Output enable time DIRx to Bus	1	18	ns
t <sub>PZL2</sub> <sup>3</sup>	Output enable time DIRx to Bus	1	18	ns
t <sub>PLZ2</sub> <sup>3</sup>	Output disable time DIRx to Bus high impedance	1	20	ns
t <sub>PHZ2</sub> <sup>3</sup>	Output disable time DIRx to Bus high impedance	1	20	ns
t <sub>SKEW</sub> <sup>4</sup>	Skew between outputs	0	700	ps
t <sub>OST</sub> <sup>5</sup>	Differential output skew	0	1300	ps


**Notes:**

1. All specifications valid for radiation dose ≤ 1E5 rads(Si) per MIL-STD-883, Method 1019.
2. These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
3. DIRx to bus times are guaranteed by design, but not tested.  $\overline{OEx}$  to bus times are tested.
4. Output skew is defined as a comparison of any two output transitions high-to-low vs. high-to-low and low-to-high vs. low-to-high.
5. Differential output skew is defined as the comparison of two outputs transitioning in opposite directions low-to-high and high-to-low.

### Propagation Delay



### Enable Disable Times




### AC ELECTRICAL CHARACTERISTICS (Clock Input Timing Relationships)


(All Power Supply Operating Ranges,  $-55^{\circ}\text{C} < T_C < +125^{\circ}\text{C}$ )

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
$f_{\text{CLOCK}}$	Clock Frequency	0	100	MHz
$t_w$	Pulse duration. CLKAB or CLKBA high or low	5		ns
$t_{\text{SU}}$	Setup time. A before CLKAB rising edge or B before CLKBA rising edge	Data High	4	ns
		Data Low	6	
$t_{\text{H}}$	Hold time. A after CLKAB rising edge or B after CLKBA rising edge	1.5		ns

### Setup and Hold Timing



### Clock Pulse Width




**AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Input Rise and Fall Requirements)**

(All Power Supply Ranges,  $-55^{\circ}\text{C} < T_C < +125^{\circ}\text{C}$ )


SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
$t_{\text{rise}}$	Input rise time	--	100	$\mu\text{s}$
$t_{\text{fall}}$	Input fall time	--	100	$\mu\text{s}$

**Note:** The input rise and fall parameter is guaranteed by characterization, and is not tested.




**INPUT RISE AND FALL TIMING:**




**TEST LOAD CIRCUIT:**



# PACKAGE



- NOTES:
1. ALL EXPOSED METALIZED AREAS ARE GOLD PLATED 100 MICROINCHES OVER ELECTROPLATED NICKEL UNDERPLATING 100 MICROINCHES THICK PER MIL-PRF-38535.
  2. LEAD FINISH IS IN ACCORDANCE WITH MIL-PRF-38535.
  3. SEAL RING IS ELECTRICALLY CONNECTED TO VSS.
  4. CERAMIC IS DARK ALUMINA.
  5. LETTER DESIGNATIONS ARE TO CROSS-REFERENCE TO MIL-STD-1835.
  6. LEAD TRUE POSITION TOLERANCE AND COPLANARITY ARE NOT MEASURED.




DETAIL A  
(SCALE NONE)

44256

## ORDERING INFORMATION

### UT54ACS164646S




**Notes:**

1. Lead finish (A, C, or X) must be specified.
2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Prototype flow per Aeroflex Manufacturing Flows Document. Tested at 25°C only. Lead finish is GOLD ONLY. Radiation neither tested nor guaranteed.
4. Military Temperature Range flow per Aeroflex Colorado Springs Manufacturing Flows Document. Devices are test at -55°C, room temp, and 125°C. Radiation neither tested nore guaranteed.

IN DEVELOPMENT



## UT54ACS164646S: SMD



### Notes:

1. Lead finish (A, C, or X) must be specified.
2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Total dose radiation must be specified when ordering. QML-Q and QML-V are not available without radiation hardening.

**COLORADO**

Toll Free: 800-645-8862  
 Fax: 719-594-8468

**INTERNATIONAL**

Tel: 805-778-9229  
 Fax: 805-778-1980

**NORTHEAST**

Tel: 603-888-3975  
 Fax: 603-888-4585

**SE AND MID-ATLANTIC**

Tel: 321-951-4164  
 Fax: 321-951-4254

**WEST COAST**

Tel: 949-362-2260  
 Fax: 949-362-2266

**CENTRAL**

Tel: 719-594-8017  
 Fax: 719-594-8468

[www.aeroflex.com](http://www.aeroflex.com)    [info-ams@aeroflex.com](mailto:info-ams@aeroflex.com)

Aeroflex Colorado Springs, Inc., reserves the right to make changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties.



Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused

# Aeroflex Colorado Springs Errata

---

**Date:** May 19, 2006

**Part Number:** UT54ACS164646S MultiPurpose Transceiver

**Silicon Revision:** A

**Affected Date Codes:** All Revision A

## **Data Sheet Specification:**

### **DC ELECTRICAL CHARACTERISTICS <sup>1</sup>**

(T<sub>C</sub> = -55°C to +125°C for "C" screening and -40°C to +125°C for "W" screening)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
I <sub>CS</sub>	Cold sparing input leakage current (any pin)	V <sub>IN</sub> = 5.5 V <sub>DDB</sub> = V <sub>DDA</sub> = V <sub>SS</sub> +/- 0.3 V	-1	5	μA
I <sub>WSA</sub>	Warm sparing input leakage current (any pin)	V <sub>IN</sub> = 5.5; V <sub>DDB</sub> = 3V to 5.5V V <sub>DDA</sub> = V <sub>SS</sub> +/- 0.3 V	-1	5	μA
I <sub>WSB</sub>	Warm sparing input leakage current (any pin)	V <sub>IN</sub> = 5.5; V <sub>DDA</sub> = 3V to 5.5V V <sub>DDB</sub> = V <sub>SS</sub> +/- 0.3 V	-1	5	μA

## **Errata Specification:**

### **DC ELECTRICAL CHARACTERISTICS <sup>1</sup>**

(T<sub>C</sub> = -55°C to +125°C for "C" screening and -40°C to +125°C for "W" screening)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
I <sub>CS</sub>	Cold sparing input leakage current (any pin)	V <sub>IN</sub> = 5.5 V <sub>DDB</sub> = V <sub>DDA</sub> = V <sub>SS</sub> +/- 0.3 V	-3	400	μA
I <sub>WSA</sub>	Warm sparing input leakage current (any pin)	V <sub>IN</sub> = 5.5; V <sub>DDB</sub> = 3V to 5.5V V <sub>DDA</sub> = V <sub>SS</sub> +/- 0.3 V	-3	400	μA
I <sub>WSB</sub>	Warm sparing input leakage current (any pin)	V <sub>IN</sub> = 5.5; V <sub>DDA</sub> = 3V to 5.5V V <sub>DDB</sub> = V <sub>SS</sub> +/- 0.3 V	-3	400	μA

# Aeroflex Colorado Springs Errata

---

## Corrective Action, Rev B silicon 3Q2006

### DC ELECTRICAL CHARACTERISTICS:<sup>1</sup>

(T<sub>C</sub> = -55°C to +125°C for "C" screening and -40°C to +125°C for "W" screening)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
I <sub>CS</sub>	Cold sparing input leakage current (any pin)	V <sub>IN</sub> = 5.5 V <sub>DDB</sub> = V <sub>DDA</sub> = V <sub>SS</sub> +/- 0.3 V	-1	5	μA
I <sub>WSA</sub>	Warm sparing input leakage current (any pin)	V <sub>IN</sub> = 5.5; V <sub>DDB</sub> = 3V to 5.5V V <sub>DDA</sub> = V <sub>SS</sub> +/- 0.3 V	-1	5	μA
I <sub>WSB</sub>	Warm sparing input leakage current (any pin)	V <sub>IN</sub> = 5.5; V <sub>DDA</sub> = 3V to 5.5V V <sub>DDB</sub> = V <sub>SS</sub> +/- 0.3 V	-1	5	μA