Standard Products

UT54ACS164646S

RadHard Schmitt CMOS 16-bit Bidirectional MultiPurpose Registered Transceiver Advanced Datasheet

August 30, 2006 www.aeroflex.com/radhard



FEATURES

- □ Voltage translation
 - 5V bus to 3.3V bus
 - 3.3V bus to 5V bus
- ☐ Independent registers for A and B buses
- ☐ Multiplexed real-time and stored data
- ☐ Flow-through architecture optimizes PCB layout
- ☐ Cold- and Warm-sparing
 - $1M\Omega$ minimum input impedance power-off
 - Guranteed output tri-state while one power supply is "off" and the other is "on"
- ☐ Schmitt trigger inputs to filter noisy signals
- 0.6µm Commercial RadHardTM CMOS
 - Total dose: 100K rad(Si)
 - Single Event Latchup immune
 - SEU Onset LET >40 MeV-cm²/mg
- ☐ High speed, low power consumption
- ☐ Available QML Q or V processes
- ☐ Standard Microcircuit Drawing: 5962-06234
- ☐ Package:
 - 56-pin ceramic flatpack

PIN DESCRIPTION

Pin Names	Description
 OEx	Output Enable Input (Active Low)
DIRx	Direction Control Inputs
xAx	Side A Inputs or 3-State Outputs (3.3V Port)
xBx	Side B Inputs or 3-State Outputs (5V Port)
xSAB	Select real-time or stored A bus data to B bus
xSBA	Select real-time or stored B bus data to A bus
xCLKAB	Store A bus data
xCLKBA	Store B bus data

DESCRIPTION


The UT54ACS164646S is a 16-bit, MultiPurpose, registered, level shifting, bus transceiver consisting of D-type flip-flops, control circuitry, and 3-state outputs arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The high-speed, low power UT54ACS164646S transceiver is designed to perform multiple functions including: asynchronous two-way communication, signal buffering, voltage translation, cold- and warmsparing. The device can be used as two independent 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. With either V_{DD} supply equal to zero volts, the UT54ACS164646S outputs and inputs present a minimum impedance of $1M\Omega$ making it ideal for "cold-spare" and "warm-spare" applications. By virtue of its flexible power supply interface, the UT54ACS164646S may operate as a 3.3-volt only, 5-volt only, or mixed 3.3V/5V bus transceiver.

The Output-enable (\overline{OEx}) and direction-control (DIRx) inputs are provided to control the tri-state function and input/output direction of the transceiver respectively. The select controls (SAB and SBA) select whether stored register data or real-time data is driven to the outputs as determined by the DIRx inputs. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Regardless of the selected operating mode ("real-time" or "recall"), a rising edge on the port input clocks (xCLKAB and xCLKBA) will latch the corresponding I/O states into their respective registers. Furthermore, when a data port is isolated ($\overline{OEx} = \text{high}$), A-port data may be stored into its corrsponding register while B-port data may be independently stored into its corresponding registers. Therefore, when an output function is disabled, the input function is still enabled and may be used to store and transmit data. Lastly, only one of the two buses, xA-port or xB-port, may be driven at a time.

56-Lead Flatpack

Pinout 56 OE1 DIR1 2 55 □ 1CLKAB 1CLKBA □ 3 54 1SBA □1SAB VSS 4 53 ¬ VSS 5 52 □ 1A1 1B1 <u></u> 6 51 1B2 1A2 VDDB <u></u> 50 □ VDDA 8 49 □ 1A3 1B3<u></u> 9 48 1B4<u></u> □ 1A4 10 47 1B5□ 1A5 11 46 □ VSS VSS <u></u> 12 1B6 45 1A6 13 44 1B7 _ 1A7 14 43 1B8 <u></u> 1A8 15 42 _2A1 2B1 <u></u> 16 41 2B2□ __2A2 17 40 2B3 2A3 18 39 □ VSS VSS⊏ 19 38 2B4 2A4 20 37 2B5 2A5 21 36 2A6 2B6 □ 22 35 □ VDDA **VDDB** 23 34 2B7 2A7 24 33 2A8 2B8 25 32 □ VSS **VSS** 26 2SBA □ 31 ⊒2SAB 27 30 2CLKAB 2CLKBA 28 29 OE2 DIR2

LOGIC SYMBOL



POWER TABLE

Port B	Port A	OPERATION
5 Volts	3.3 Volts	Voltage Translator
5 Volts	5 Volts	Non Translating
3.3 Volts	3.3 Volts	Non Translating
V_{SS}	V_{SS}	Cold Spare
V_{SS}	3.3V or 5V	Port B Warm Spare
3.3V or 5V	V_{SS}	Port A Warm Spare

I/O GUIDELINES

Control signals DIRx, $\overline{\text{OEx}}$, xSAB, xSBA, xCLKAB, and xCLKBA are 5-volt tolerant inputs power by V_{DDA} . Therefore, when V_{DDA} is at 3.3-volts, either 3.3- or 5-volt CMOS logic levels may be applied to all control inputs. Additionally, it is recommended that all unused inputs be tied to V_{SS} through a 1K Ω resistor. Input signal transistion should be driven to the UT54ACS164646S with a rise and fall time that is \leq 100 μ s.

POWER APPLICATION GUIDELINES


For proper operation connect power to all V_{DDx} and ground all V_{SS} pins (i.e., no floating V_{DDx} or V_{SS} input pins). By virtue of the UT54ACS164646S warm-spare feature, power supplies V_{DDB} and V_{DDA} may be applied to the device in any order. To ensure the device is in cold-spare, both supplies, V_{DDB} and V_{DDA} , must be equal to V_{SS} +/- 0.3V. Warm-spare operation is in effect when on power supply is >1V and the other power supply is equal to V_{SS} +/- 0.3V. If V_{DDB} has a power-on ramp rate longer than 1 second, then V_{DDA} should be powered-on first to ensure proper control of DIRx and \overline{OEx} . During normal operation of the part, after power-up, ensure $V_{DDB} \geq V_{DDA}$.

FUNCTION TABLE

Inputs			Inputs Data I/O+		Operation or Function			
OEx	DIRx	xCLKAB	xCLKBA	xSAB	xSBA	xA1-xA8	xB1-xB8	
Х	Х	↑	Х	Х	Х	Input	Unspecified	Store A, B unspecified ⁺
Х	Х	Х	↑	Х	Х	Unspecified	Input	Store B, A unspecified ⁺
Н	Х	↑	↑	Х	Х	Input	Input	Store A and B data
Н	Х	H or L	H or L	Х	Х	Input	Input	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Recall stored B data to A bus
L	Н	Х	Х	L	Χ)	Input	Output	Real-time A data to B Bus
L	Н	H or L	Х	Н	Х	Input	Output	Recall stored A data to B bus

⁺ The data-output functions may be enabled or disabled by various signals $\overline{OE}x$ or DIRx. Data-input functions are always enabled, i.e. data at the bus terminals is stored on every low-to-high transition of the clock inputs.

LOGIC DIAGRAM



RADIATION HARDNESS SPECIFICATIONS ¹

PARAMETER	LIMIT	UNITS
Total Dose	1.0E5	rad(Si)
SEL LET Threshold	>111	MeV-cm ² /mg
SEU Onset LET Threshold	TBD	MeV-cm ² /mg
SEU Error Rate ²	TBD	errors/bit-day
Neutron Fluence ³	1.0E14	n/cm ²

Notes:

- 1. Logic will not latchup during radiation exposure within the limits defined in the table.
- 2. Adams 90% worst case particle environment, geosynchronous orbit, 100mils of Aluminum shielding
- 3. Not tested, inherent of CMOS technology.

WEIBUL PARAMETERS

SHAPE	WIDTH	SATURATED	ONSET	DEVICE	FUNNEL
PARAMETER	PARAMETER	CROSS-SECTION	LET	DEPTH	DEPTH
TBD	TBD	TBD	TBD	TBD	TBD

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	LIMIT (Mil only)	UNITS
V _{I/OB} (Port B) ²	Voltage any pin	-0.3 to V _{DDB} +0.3	V
V _{I/OA} (Port A) ²	Voltage any pin	-0.3 to V _{DDA} +0.3	V
V_{DDB}	Supply voltage	-0.3 to 6.0	V
V _{DDA}	Supply voltage	-0.3 to 6.0	V
T _{STG}	Storage Temperature range	-65 to +150	°C
T_{J}	Maximum junction temperature	+175	°C
$\Theta_{ m JC}$	Thermal resistance junction to case	20	°C/W
I_{I}	DC input current	±10	mA
P_{D}	Maximum power dissipation	1	W

Note:

^{1.} Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.

2. For cold spare mode (V_{DDx} = V_{SS} +/- 0.3V), V_{I/Ox} may be -0.3V to the maximum recommended operating V_{DDx} + 0.3V.

DUAL SUPPLY OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMIT	UNITS
V _{DDB} ¹	Supply voltage	Supply voltage 3.0 to 3.6 or 4.5 to 5.5	
V _{DDA} ¹	Supply voltage	Supply voltage 3.0 to 3.6 or 4.5 to 5.5	
V _{INB} (Port B)	Input voltage any pin	Input voltage any pin 0 to V _{DDB}	
V _{INA} (Port A)	Port A) Input voltage any pin 0 to V _{DDA}		V
T_{C}	Temperature range	-55 to + 125	°C

Note:

DC ELECTRICAL CHARACTERISTICS 1

(T_C = -55°C to +125°C for "C" screening and -40°C to +125°C for "W" screening)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
V _T +	Schmitt Trigger, positive going threshold ²	V _{DDx} from 3.00 to 5.5		.7V _{DDx}	V
V _T -	Schmitt Trigger, negative going threshold ²	V _{DDx} from 3.00 to 5.5	.3V _{DDx}		V
V _{H1}	Schmitt Trigger range of hysteresis ¹⁰	V _{DDx} from 4.5 to 5.5	0.7	,	V
V _{H2}	Schmitt Trigger range of hysteresis ¹⁰	V _{DDx} from 3.00 to 3.6	0.5		V
I_{IN}	Input leakage current ¹⁰	V_{DDx} from 3.6 to 5.5 $V_{IN} = V_{DDx}$ or V_{SS}	-1	3	μΑ
I _{OZ}	Three-state output leakage current ¹⁰	V_{DDx} from 3.6 to 5.5 $V_{IN} = V_{DDx}$ or V_{SS}	-1	3	μΑ
I _{CS}	Cold sparing input leakage current ³ (any pin)	$V_{IN} = 5.5$ $V_{DDB} = V_{DDA} = V_{SS} + -0.3V$	-5	5	μΑ
I_{WSB}	Warm sparing input leakage current ³ (any pin)	$V_{IN} = 5.5$; $V_{DDA} = 3V$ to 5.5V $V_{DDB} = V_{SS} + -0.3V$	-5	5	μΑ
I _{WSA}	Warm sparing input leakage current ³ (any pin)	$V_{IN} = 5.5$; $V_{DDB} = 3V$ to 5.5V $V_{DDA} = V_{SS} + -0.3V$	-5	5	μΑ
I _{OS1}	Short-circuit output current ^{6, 11}	$V_{O} = V_{DDx}$ or V_{SS} V_{DDx} from 4.5 to 5.5	-200	200	mA
I _{OS2}	Short-circuit output current ^{6, 11}	$V_O = V_{DDx}$ or V_{SS} V_{DDx} from 3.00 to 3.6	-100	100	mA
V _{OL1}	Low-level output voltage ^{4, 10}	$V_{DDx} = 4.5V; I_{OL} = 8mA$		0.4	V
		$V_{DDx} = 4.5V; I_{OL} = 100 \mu A$		0.2	

^{1.} During normal operation, $V_{DDB} \ge V_{DDA}$.

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
V _{OL2}	Low-level output voltage ^{4, 10}	$V_{DDx} = 3.00V; I_{OL} = 8mA$		0.5	V
		$V_{DDx} = 3.00V; I_{OL} = 100\mu A$		0.2	
V _{OH1}	High-level output voltage ^{4, 10}	$V_{DDx} = 4.5V$; $I_{OH} = -8mA$	V _{DDx} - 0.7		V
		$V_{DDx} = 4.5V; I_{OH} = -100\mu A$	V _{DDx} - 0.2		
V _{OH2}	High-level output voltage ^{4, 10}	$V_{DDx} = 3.00V; I_{OH} = -8mA$	V _{DDx} - 0.9		V
		$V_{DDx} = 3.00V; I_{OH} = -100\mu A$	V _{DDx} - 0.2		
P _{total1}	Power dissipation ^{5,7,8}	$C_L = 50 pF$		2.0	mW/
		$V_{\text{DDB}} = V_{\text{DDA}} = 4.5 \text{V to } 5.5 \text{V}$			MHz
P _{total2}	Power dissipation ^{5, 7, 8}	$C_L = 50pF$		1.5	mW/ MHz
		$V_{DDB} = V_{DDA} = 3.00 \text{V to } 3.6 \text{V}$			WITIZ
I_{DD}	Standby Supply Current V _{DDB} or V _{DDA}	$V_{IN} = V_{DDx}$ or V_{SS}		10	μΑ
	Pre-Rad 25°C	$V_{\text{DDB}} = V_{\text{DDA}} = 5.5V$,	
	Standby Supply Current V _{DDB} or V _{DDA}	$\overline{OE} = V_{DDA}$		100	
	Pre-Rad -55°C to +125°C				
	Standby Supply Current V _{DDB} or V _{DDA}			500	
	Post-Rad 25°C				
C _{IN}	Input capacitance ⁹	f = 1MHz @ 0V		15	pF
		V _{DDx} from 3.00V to 5.5V			
C _{OUT}	Output capacitance ⁹	f = 1MHz @ 0V		15	pF
		V_{DDx} from 3.00V to 5.5V			

- All specifications valid for radiation dose ≤ 1E5 rad(Si) per MIL-STD-883, Method 1019.
 Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: V_{IH} = V_{IH}(min) + 20%, -0%; V_{IL} = V_{IL}(max) + 0%, -50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 3. All combinations of OEx and DIRx
- 4. Per MIL-PRF-38535, for current density ≤ 5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF-MHz.
- 5. Guaranteed by characterization.
- 6. Not more than one output may be shorted at a time for maximum duration of one second.
 7. Power does not include power contribution of any CMOS output sink current.
- 8. Power dissipation specified per switching output.
- 9. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 10.Guaranteed; tested on a sample of pins per device.
- 11. Supplied as a design limit, but not guaranteed or tested.


AC ELECTRICAL CHARACTERISTICS¹ (Port B = 5 Volt, Port A = 3.3 Volt)

 $(V_{DDB} = 5V \pm 10\%; V_{DDA} = 3.3V \pm 0.3V) (T_{C} = -55^{\circ}C \text{ to } +125^{\circ}C \text{ for "C" screening and } -40^{\circ}C \text{ to } +125^{\circ}C \text{ for "W" screening)}$

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t _{PLH1}	Propagation delay Data to Bus	3.5	9	ns
t _{PHL1}	Propagation delay Data to Bus	3.5	9	ns
t _{PLH2}	xCLKAB or xCLKBA to Bus	4.5	12	ns
t _{PHL2}	xCLKAB or xCLKBA to Bus	4.5	12	ns
t _{PLH3} ²	xSAB or xSBA (with A or B high) to Bus	4	10.5	ns
t _{PHL3} ²	xSAB or xSBA (with A or B high) to Bus	4	10.5	ns
t _{PLH4} ²	xSBA or xSAB (with A or B high) to Bus	4	10.5	ns
t _{PHL4} ²	xSBA or xSAB (with A or B high) to Bus	4	10.5	ns
t _{PZH1}	Output enable time $\overline{OE}x$ to Bus	4	12	ns
t _{PZL1}	Output enable time OEx to Bus	4	10	ns
t _{PLZ1}	Output disable time $\overline{OE}x$ to Bus high impedance	5	11	ns
t _{PHZ1}	Output disable time $\overline{OE}x$ to Bus high impedance	5	16	ns
t _{PZH2} ³	Output enable time DIRx to Bus	1	18	ns
t _{PZL2} ³	Output enable time DIRx to Bus	Y	18	ns
t_{PLZ2}^{3}	Output disable time DIRx to Bus high impedance	1	20	ns
t_{PHZ2}^{3}	Output disable time DIRx to Bus high impedance	1	20	ns
t _{SKEW} ⁴	Skew between outputs	0	600	ps
t _{OST} ⁵	Dfiferential skew between outputs	0	1000	ps

- All specifications valid for radiation dose ≤ 1E5 rads(Si) per MIL-STD-883, Method 1019.
 These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
- 3. DIRx to bus times are guaranteed by design, but not tested. \overline{OEx} to bus times are tested.
- 4. Output skew is defined as a comparison of any two output transitions high-to-low vs. high-to-low and low-to-high vs. low-to-high.

 5. Differential output skew is defined as the comparison of two outputs transitioning in opposite directions low-to-high and high-to-low.



AC ELECTRICAL CHARACTERISTICS¹ (Port A = Port B, 5 Volt Operation)

 $(V_{DDB} = 5V \pm 10\%; V_{DDA} = 5V \pm 10\%) (T_{C} = -55^{\circ}C \text{ to } +125^{\circ}C \text{ for "C" screening and } -40^{\circ}C \text{ to } +125^{\circ}C \text{ for "W" screening)}$

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t _{PLH1}	Propagation delay Data to Bus	3.5	7.5	ns
t _{PHL1}	Propagation delay Data to Bus	3.5	7.5	ns
t _{PLH2}	xCLKAB or xCLKBA to Bus	4	9	ns
t _{PHL2}	xCLKAB or xCLKBA to Bus	4	9	ns
t _{PLH3} ²	xSAB or xSBA (with A or B high) to Bus	4	8	ns
t _{PH3L} ²	xSAB or xSBA (with A or B high) to Bus	4	8	ns
t _{PLH4} ²	xSBA or xSAB (with A or B high) to Bus	4	8	ns
t _{PHL4} ²	xSBA or xSAB (with A or B high) to Bus	4	8	ns
t _{PZH1}	Output enable time $\overline{OE}x$ to Bus	3.5	8	ns
t _{PZL1}	Output enable time OEx to Bus	4.5	10	ns
t _{PLZ1}	Output disable time $\overline{OE}x$ to Bus high impedance	4	9	ns
t _{PHZ1}	Output disable time $\overline{OE}x$ to Bus high impedance	4	9	ns
t _{PZH2} ³	Output enable time DIRx to Bus	1	12	ns
t _{PZL2} ³	Output enable time DIRx to Bus	Y	12	ns
t _{PLZ2} ³	Output disable time DIRx to Bus high impedance	1	15	ns
t _{PHZ2} ³	Output disable time DIRx to Bus high impedance	1	15	ns
t _{SKEW} ⁴	Skew between outputs	0	400	ps
t _{OST} ⁵	Differential output skew	0	600	ps

- 1. All specifications valid for radiation dose ≤ 1E5 rads(Si) per MIL-STD-883, Method 1019.

 2. These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
- 3. DIRx to bus times are guaranteed by design, but not tested. \overline{OEx} to bus times are tested.
- 4. Output skew is defined as a comparison of any two output transitions high-to-low vs. high-to-low and low-to-high vs. low-to-high.

 5. Differential output skew is defined as the comparison of two outputs transitioning in opposite directions low-to-high and high-to-low.

Propagation Delay $\begin{matrix} V_{DDx} \\ V_{DDx}/2 \\ 0V \end{matrix}$ Input t_{PLHn} t_{PHLn} V_{OH} Output $V_{\rm DDx}/2$ V_{OL} **Enable Disable Times** $\begin{array}{c} V_{DDx} \\ V_{DDx}/2 \\ 0V \end{array}$ Control Input $t_{PZLn} \\$ t_{PLZn} $V_{DDx}/2$ 5V Output $\overline{.2V_{DDx} + .2V}$ $V_{DDx}/2-0.2$ Normally Low $.2V_{DDx}$ $t_{PHZn} \\$ 5V Output $.8V_{DDx}$ $t_{PZHn} \\$ Normally High $V_{DDx}/2$ $V_{DDx}/2+0.2$ $.8V_{DDx} - .2V$


AC ELECTRICAL CHARACTERISTICS¹ (Port A = Port B, 3.3 Volt Operation)

 $(V_{DDB} = V_{DDA} = 3.3V \pm 0.3V)$ ($T_{C} = -55^{\circ}C$ to $+125^{\circ}C$ for "C" screening and $-40^{\circ}C$ to $+125^{\circ}C$ for "W" screening)

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t _{PLH1}	Propagation delay Data to Bus	4	11	ns
t _{PHL1}	Propagation delay Data to Bus	4	11	ns
t _{PLH2}	xCLKAB or xCLKBA to Bus	4.5	12.5	ns
t _{PH2}	xCLKAB or xCLKBA to Bus	4.5	12.5	ns
t _{PLH3} ²	xSAB or xSBA (with A or B high) to Bus	4.5	11	ns
t _{PHL3} ²	xSAB or xSBA (with A or B high) to Bus	4.5	11	ns
t _{PLH4} ²	xSBA or xSAB (with A or B high) to Bus	4.5	11	ns
t _{PHL4} ²	xSBA or xSAB (with A or B high) to Bus	4.5	11	ns
t _{PZH1}	Output enable time $\overline{OE}x$ to Bus	4	11	ns
t _{PZL1}	Output enable time OEx to Bus	4	11	ns
t _{PLZ1}	Output disable time OEx to Bus high impedance	4	10	ns
t _{PHZ1}	Output disable time OEx to Bus high impedance	4	16	ns
t _{PZH2} ³	Output enable time DIRx to Bus	1	18	ns
t _{PZL2} ³	Output enable time DIRx to Bus	Y	18	ns
t _{PLZ2} ³	Output disable time DIRx to Bus high impedance	1	20	ns
t _{PHZ2} ³	Output disable time DIRx to Bus high impedance	1	20	ns
t _{SKEW} ⁴	Skew between outputs	0	700	ps
t _{OST} ⁵	Differential output skew	0	1300	ps

- All specifications valid for radiation dose ≤ 1E5 rads(Si) per MIL-STD-883, Method 1019.
 These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
- 3. DIRx to bus times are guaranteed by design, but not tested. OEx to bus times are tested.


 4. Output skew is defined as a comparison of any two output transitions high-to-low vs. high-to-low and low-to-high vs. low-to-high.
- 5. Differential output skew is defined as the comparison of two outputs transitioning in opposite directions low-to-high and high-to-low.



AC ELECTRICAL CHARACTERISTICS (Clock Input Timing Relationships)

(All Power Supply Operating Ranges, -55° C < T_C < $+125^{\circ}$ C)

SYMBOL	PARAMETER		MINIMUM	MAXIMUM	UNIT
f_{CLOCK}	Clock Frequency		0	100	MHz
t_{W}	Pulse duration. CLKAB or CLKBA high or	·low	5		ns
$t_{ m SU}$	Setup time. A before CLKAB rising edge or	Data High	4		ns
	B before CLKBA rising edge	Data Low	6		
t _H	Hold time. A after CLKAB rising edge or B after CLKBA rising edge		1.5		ns




AC ELECTRICAL CHARACTERISTICS 1 (Input Rise and Fall Requirements) (All Power Supply Ranges, -55°C < T $_C$ < +125°C)


SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t _{rise}	Input rise time		100	μs
t _{fall}	Input fall time		100	μs

Note: The input rise and fall parameter is guaranteed by characterization, and is not tested.


INPUT RISE AND FALL TIMING:



TEST LOAD CIRCUIT:




PACKAGE



ORDERING INFORMATION


UT54ACS164646S



Notes:

- 1. Lead finish (A, C, or X) must be specified.
- 2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Prototype flow per Aeroflex Manufacturing Flows Document. Tested at 25°C only. Lead finish is GOLD ONLY. Radiation neither tested nor guaranteed.
- 4. Military Temperature Range flow per Aeroflex Colorado Springs Manufacturing Flows Document. Devices are test at -55°C, room temp, and 125°C. Radiation neither tested nore guranteed.

UT54ACS164646S: SMD



Notes:

- 1. Lead finish (A, C, or X) must be specified.
- 2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Total dose radiation must be specified when ordering. QML-Q and QML-V are not available without radiation hardening.

COLORADO Toll Free: 800-645-886

Toll Free: 800-645-8862 Fax: 719-594-8468

SE AND MID-ATLANTIC Tel: 321-951-4164

www.aeroflex.com

Fax: 321-951-4254

INTERNATIONAL

Tel: 805-778-9229

Fax: 805-778-1980

WEST COAST

Tel: 949-362-2260 Fax: 949-362-2266 NORTHEAST

Tel: 603-888-3975 Fax: 603-888-4585

CENTRAL

Tel: 719-594-8017 Fax: 719-594-8468

info-ams@aeroflex.com

changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as

Aeroflex Colorado Springs, Inc., reserves the right to make

expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties.









Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused

Aeroflex Colorado Springs Errata

Date: May 19, 2006

Part Number: UT54ACS164646S MultiPurpose Transceiver

Silicon Revision: A

Affected Date Codes: All Revision A

Data Sheet Specification:

DC ELECTRICAL CHARACTERISTICS 1

 $(T_C = -55^{\circ}\text{C to} + 125^{\circ}\text{C for "C" screening and } -40^{\circ}\text{C to} + 125^{\circ}\text{C for "W" screening})$

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
I_{CS}	Cold sparing input leakage current (any pin)	$V_{IN} = 5.5$ $V_{DDB} = V_{DDA} = V_{SS} + /-0.3 \text{ V}$	-1	5	μΑ
I _{WSA}	Warm sparing input leakage current (any pin)	$V_{IN} = 5.5$; $V_{DDB} = 3V$ to 5.5V $V_{DDA} = V_{SS} + /- 0.3 V$	-1	5	μΑ
I_{WSB}	Warm sparing input leakage current (any pin)	$V_{IN} = 5.5$; $V_{DDA} = 3V$ to 5.5V $V_{DDB} = V_{SS} + /- 0.3 V$	-1	5	μΑ

Errata Specification:

DC ELECTRICAL CHARACTERISTICS 1

 $(T_C = -55^{\circ}C \text{ to } +125^{\circ}C \text{ for "C" screening and } -40^{\circ}C \text{ to } +125^{\circ}C \text{ for "W" screening})$

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
I _{CS}	Cold sparing input leakage current (any pin)	$V_{IN} = 5.5$ $V_{DDB} = V_{DDA} = V_{SS} + /-0.3 \text{ V}$	-3	400	μΑ
I _{WSA}	Warm sparing input leakage current (any pin)	$V_{IN} = 5.5$; $V_{DDB} = 3V$ to 5.5V $V_{DDA} = V_{SS} + /- 0.3 V$	-3	400	μΑ
I_{WSB}	Warm sparing input leakage current (any pin)	$V_{IN} = 5.5$; $V_{DDA} = 3V$ to 5.5V $V_{DDB} = V_{SS} + /- 0.3 V$	-3	400	μΑ

Aeroflex Colorado Springs Errata

Corrective Action, Rev B silicon 3Q2006

<u>DC ELECTRICAL CHARACTERISTICS: 1</u>

 $(T_C = -55^{\circ}C \text{ to } +125^{\circ}C \text{ for "C" screening and } -40^{\circ}C \text{ to } +125^{\circ}C \text{ for "W" screening)}$

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
I_{CS}	Cold sparing input leakage current (any pin)	$V_{IN} = 5.5$ $V_{DDB} = V_{DDA} = V_{SS} + /-0.3 \text{ V}$	-1	5	μΑ
I_{WSA}	Warm sparing input leakage current (any pin)	$V_{IN} = 5.5$; $V_{DDB} = 3V$ to 5.5V $V_{DDA} = V_{SS} + /- 0.3 V$	-1	5	μΑ
I_{WSB}	Warm sparing input leakage current (any pin)	$V_{IN} = 5.5$; $V_{DDA} = 3V$ to 5.5V $V_{DDB} = V_{SS} + /- 0.3 V$	-1	5	μΑ

Creation Date: 5-12-06 Page 2 of 2 Modification Date: 5/18/06