

SPEED/PACKAGE AVAILABILITY

S9309 F,W N9309 B,F


PIN CONFIGURATION

TRUTH TABLE

SELECT INPUTS		INPUTS				OUTPUTS	
S ₀	S ₁	A ₀	A ₁	A ₂	A ₃	F _A	\bar{F}_A
L	L	L	X	X	X	L	H
L	L	H	X	X	X	H	L
H	L	X	L	X	X	L	H
H	L	X	H	X	X	H	L
L	H	X	X	L	X	L	H
L	H	X	X	H	X	H	L
H	H	X	X	X	L	L	H
H	H	X	X	X	H	H	L

S ₀	S ₁	B ₀	B ₁	B ₂	B ₃	F _B	\bar{F}_B
L	L	L	X	X	X	L	H
L	L	H	X	X	X	H	L
H	L	X	L	X	X	L	H
H	L	X	H	X	X	H	L
L	H	X	X	L	X	L	H
L	H	X	X	H	X	H	L
H	H	X	X	X	L	L	H
H	H	X	X	X	H	H	L

L = low voltage level
 H = high voltage level
 X = either high or low logic level



SWITCHING CHARACTERISTICS V_{CC} = 5V, T_A = 25°C


TEST CONDITIONS			9309 C _L = 15pF			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	UNIT
t _{pD+} Turn off delay	S ₀	Z _a		24 or 24	32 36	ns
t _{pD-} Turn on delay				24 or 24	32 36	ns

Load circuit and typical waveforms are shown at the front of section.

SPEED/PACKAGE AVAILABILITY

S9312 F,W N9312 B,F

PIN CONFIGURATION




TRUTH TABLE

\bar{E}	S ₂	S ₁	S ₀	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	Z	Z
H	X	X	X	X	X	X	X	X	X	X	X	H	L
L	L	L	L	L	X	X	X	X	X	X	X	H	L
L	L	L	L	H	X	X	X	X	X	X	X	L	H
L	L	L	H	X	H	X	X	X	X	X	X	H	L
L	L	L	H	X	X	L	X	X	X	X	X	L	H
L	L	H	L	X	X	H	X	X	X	X	X	L	H
L	L	H	H	X	X	X	L	X	X	X	X	H	L
L	L	H	H	X	X	X	H	X	X	X	X	L	H
L	H	L	L	X	X	X	X	L	X	X	X	H	L
L	H	L	L	X	X	X	X	H	X	X	X	L	H
L	H	L	H	X	X	X	X	X	L	X	X	H	L
L	H	L	H	X	X	X	X	X	H	X	X	L	H
L	H	H	L	X	X	X	X	X	X	L	X	H	L
L	H	H	L	X	X	X	X	X	X	H	X	L	H
L	H	H	H	X	X	X	X	X	X	X	L	H	L
L	H	H	H	X	X	X	X	X	X	X	H	L	H

H = high voltage level
 L = low voltage level
 X = level does not affect output.


LOGIC DIAGRAM




SPEED/PACKAGE AVAILABILITY

S9324 F,W N9324 B,F

LOGIC DIAGRAM



PIN CONFIGURATION



SWITCHING CHARACTERISTICS V_{CC} = 5V, T_A = 25°C

TEST CONDITIONS			9324 C _L = 15pF R _L = 400Ω			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	UNIT
Propagation delay time						
t _{PLH}	Low-to-high	A ₂		23	28	ns
t _{PHL}	High-to-low	A ₂		19	23	
t _{PLH}	Low-to-high	A ₂		40	45	
t _{PHL}	High-to-low	A ₂		35	42	
t _{PLH}	Low-to-high	A ₂		29	37	
t _{PHL}	High-to-low	A ₂		24	29	
t _{PLH}	Low-to-high	\bar{E}		12	17	
t _{PHL}	High-to-low	\bar{E}		10	16	

Load circuit and typical waveforms are shown at the front of section.

TRUTH TABLE

E	A _y	B _y	A < B	A > B	A = B
H	X	X	L	L	L
L	Word A = Word B		L	L	H
L	Word A > Word B		L	H	L
L	Word B > Word A		H	L	L

H = high voltage level
 L = low voltage level
 X = either high or low voltage level

8-BIT ADDRESSABLE LATCH

SPEED/PACKAGE AVAILABILITY


S9334 F,W N9334 B

TRUTH TABLE

PRESENT OUTPUT STATES													MODE	
C	E	D	A ₀	A ₁	A ₂	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆		Q ₇
L	H	X	X	X	X	L	L	L	L	L	L	L	L	CLEAR DEMULTIPLEX
L	L	L	L	L	L	L	L	L	L	L	L	L	L	
L	L	H	L	L	L	H	L	L	L	L	L	L	L	
L	L	L	H	L	L	L	L	L	L	L	L	L	L	
L	L	H	H	L	L	L	H	L	L	L	L	L	L	
L	L	H	H	H	L	L	L	L	L	L	L	L	H	
L	L	H	H	H	H	L	L	L	L	L	L	L	H	
H	H	X	X	X	X	Q _{N-1} →							MEMORY	
H	L	L	L	L	L	L	Q _{N-1}	Q _{N-1}	Q _{N-1}	→				ADDRESSABLE LATCH
H	L	H	L	L	L	H	Q _{N-1}	Q _{N-1}	→					
H	L	L	H	L	L	Q _{N-1}	L	Q _{N-1}	→					
H	L	H	H	L	L	Q _{N-1}	H	Q _{N-1}	→					
H	L	L	H	H	H	Q _{N-1}	→				Q _{N-1}	L		
H	L	H	H	H	H	Q _{N-1}	→				Q _{N-1}	H		

X = don't care condition
 L = low voltage level
 H = high voltage level
 Q_{N-1} = previous output state

PIN CONFIGURATION




SWITCHING CHARACTERISTICS V_{CC} = 5V, T_A = 25°C

TEST CONDITIONS			9334			UNIT
			C _L = 15pF R _L = 680Ω			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	
Propagation delay time						
t _{PLH} Low-to-high	Delay enable	Output		19	23	ns
t _{PHL} High-to-low				16	24	
t _{PLH} Low-to-high	Delay Data	Output		28	35	
t _{PHL} High-to-low				16	24	
t _{PLH} Low-to-high	Delay Address	Output			35	
t _{PHL} High-to-low					35	
t _{PHL} High-to-low	Delay Clear	Output		21	25	
t _{PHL} High-to-low						


Load circuit and typical waveforms are shown at the front of section.

LOGIC DIAGRAM



SPEED/PACKAGE AVAILABILITY
 N9601 A,F

PIN CONFIGURATION



Load circuit and waveform shown at front of section.

LOGIC