

SN54LVT652, SN74LVT652

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141B – MAY 1992 – REVISED MARCH 1993

description (continued)

The SN74LVT652 is packaged in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT652 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT652 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS						DATA I/O [†]		OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	L	L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	L	X	X	Input	Unspecified [‡]	Store A, hold B
H	H	↑	↑	X [‡]	X	Input	Output	Store A in both registers
L	X	L	↑	X	X	Unspecified [‡]	Input	Hold A, store B
L	L	↑	↑	X	X [‡]	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	L	X	H	X	Input	Output	Stored A data to B bus
H	L	L	L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

[†] The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

[‡] Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.

SN54LVT652, SN74LVT652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141B – MAY 1992 – REVISED MARCH 1993




Figure 1. Bus-Management Functions

Pin numbers shown are for the DB, DW, JT, and PW packages.


SN54LVT652, SN74LVT652

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS141B - MAY 1992 - REVISED MARCH 1993

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and PW packages.

SN54LVT652, SN74LVT652
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS141B - MAY 1992 - REVISED MARCH 1993

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and PW packages.

SN54LVT652, SN74LVT652

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS141B – MAY 1992 – REVISED MARCH 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT652	96 mA
SN74LVT652	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT652	48 mA
SN74LVT652	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DB package	0.7 W
DW package	1 W
PW package	0.65 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.

recommended operating conditions

	SN54LVT652		SN74LVT652		UNIT
	MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH} High-level input voltage	2		2		V
V_{IL} Low-level input voltage		0.8		0.8	V
V_I Input voltage		5.5		5.5	V
I_{OH} High-level output current		-24		-32	mA
I_{OL} Low-level output current		24		32	mA
I_{OL}^\ddagger Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T_A Operating free-air temperature	-55	125	-40	85	°C

‡ Current duty cycle $\leq 50\%$, $f \geq 1$ kHz

SN54LVT652, SN74LVT652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141B - MAY 1992 - REVISED MARCH 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT652		SN74LVT652		UNIT		
			MIN	TYP†	MAX	MIN		TYP†	MAX
V_{IK}	$V_{CC} = 2.7 \text{ V}$, $I_I = -18 \text{ mA}$		-1.2		-1.2		V		
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100 \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V		
	$V_{CC} = 2.7 \text{ V}$, $I_{OH} = -8 \text{ mA}$		2.4		2.4				
	$V_{CC} = 3 \text{ V}$, $I_{OH} = -24 \text{ mA}$		2						
	$V_{CC} = 3 \text{ V}$, $I_{OH} = -32 \text{ mA}$				2				
V_{OL}	$V_{CC} = 2.7 \text{ V}$, $I_{OL} = 100 \mu\text{A}$				0.2		V		
	$V_{CC} = 2.7 \text{ V}$, $I_{OL} = 24 \text{ mA}$				0.5				
	$V_{CC} = 3 \text{ V}$, $I_{OL} = 16 \text{ mA}$				0.4				
	$V_{CC} = 3 \text{ V}$, $I_{OL} = 32 \text{ mA}$				0.5				
	$V_{CC} = 3 \text{ V}$, $I_{OL} = 48 \text{ mA}$				0.55				
	$V_{CC} = 3 \text{ V}$, $I_{OL} = 64 \text{ mA}$				0.55				
I_I	$V_{CC} = 3.6 \text{ V}$, $V_I = V_{CC} \text{ or GND}$		Control pins		± 1		μA		
	$V_{CC} = 0 \text{ or MAX}^\ddagger$, $V_I = 5.5 \text{ V}$				10				
	$V_{CC} = 3.6 \text{ V}$, $V_I = 5.5 \text{ V}$		A or B ports§		20				
	$V_{CC} = 3.6 \text{ V}$, $V_I = V_{CC}$				1				
	$V_{CC} = 3.6 \text{ V}$, $V_I = 0$				-5				
I_{off}	$V_{CC} = 0$, $V_I \text{ or } V_O = 0 \text{ to } 4.5 \text{ V}$				± 100		μA		
$I_I(\text{hold})$	$V_{CC} = 3 \text{ V}$		A or B ports		75		μA		
					-75				
I_{OZH}	$V_{CC} = 3.6 \text{ V}$, $V_O = 3 \text{ V}$		1		1		μA		
I_{OZL}	$V_{CC} = 3.6 \text{ V}$, $V_O = 0.5 \text{ V}$		-1		-1		μA		
I_{CC}	$V_{CC} = 3.6 \text{ V}$, $V_I = V_{CC} \text{ or GND}$, $I_O = 0$		Outputs high		0.13	0.19	0.13	0.19	mA
			Outputs low		8.8	12	8.8	12	
			Outputs disabled		0.13	0.19	0.13	0.19	
ΔI_{CC}^\parallel	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$, One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at $V_{CC} \text{ or GND}$				0.2		0.2	mA	
C_i	$V_I = 3 \text{ V or } 0$				4.5		4.5	pF	
C_{io}	$V_O = 3 \text{ V or } 0$				11		11	pF	

† All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVT652, SN74LVT652
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS141B – MAY 1992 – REVISED MARCH 1993

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

		SN54LVT652				SN74LVT652				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low					3.3			3.3	ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	Data high				1.2		1.2		ns
		Data low				2		2.5		
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑					0.5		0.5		ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT652				SN74LVT652				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
f _{max}							150		150		MHz	
t _{PLH}	CLKBA or CLKAB	A or B					1.8	3.7	6	6.9		ns
t _{PHL}							2	3.7	5.7	6.4		
t _{PLH}	A or B	B or A					1.2	2.8	4.7	5.5		ns
t _{PHL}							1	2.6	4.6	5.3		
t _{PLH}	SBA or SAB‡	A or B					1.4	3.7	6.4	7.6		ns
t _{PHL}							1.4	4	6.2	6.8		
t _{PZH}	OEBA	A					1	2.9	5.8	7.2		ns
t _{PZL}							1	3	6	7.3		
t _{PHZ}	OEBA	A					2.2	3.9	6.5	6.9		ns
t _{PLZ}							1.8	3.2	5.8	5.9		
t _{PZH}	OEAB	B					1	3.3	6.5	7.5		ns
t _{PZL}							1.2	3.4	6.3	7.1		
t _{PHZ}	OEAB	B					1.7	4.5	7.2	8.1		ns
t _{PLZ}							1.5	3.8	5.8	6.3		


† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

SN54LVT652, SN74LVT652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCBS141B – MAY 1992 – REVISED MARCH 1993

PARAMETER MEASUREMENT INFORMATION




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND


LOAD CIRCUIT FOR OUTPUTS




**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

