

**1.1 Scope.**

This specification covers the detail requirements of CMOS monolithic analog multiplexers ADG508A and ADG509A with 8 channels and dual 4 channels, respectively. These multiplexers also feature high switching speeds and low  $R_{ON}$ . Break-Before-Make switching is guaranteed.

**1.2 Part Number.**

The complete part number per Table 1 of this specification is as follows:

Device	Part Number <sup>1</sup>
-1	ADG508AT(X)/883B
-2	ADG509AT(X)/883B

**NOTE**

<sup>1</sup>To complete the part number substitute the package identified as shown in paragraph 1.2.3.

**1.2.3 Case Outline.**

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X)	Package	Description
Q	Q-16	16-Pin Cerdip
E	E-20A	20-Terminal LCC

**1.3 Absolute Maximum Ratings.** ( $T_A = +25^\circ\text{C}$ )

V+ to V-	44 V
V+ to GND	25 V
V- to GND	-25 V
<b>Analog Inputs</b>	
Voltage at S, D	V- to V+
Continuous Current, S or D	30 mA
Pulsed Current S or D	
1 ms Duration, 10% Duty Cycle	70 mA
<b>Digital Inputs</b>	
Voltages at IN	V- -4 V to V+ +4 V or 20 mA, Whichever Occurs First
<b>Power Dissipation (Package)</b>	
Up to +75°C	470 mW/°C
Derates above +75°C by	6 mW/°C
Operating Temperature	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 10 sec)	+300°C
Junction Temperature ( $T_J$ )	+175°C

**1.5 Thermal Characteristics.**

Thermal Resistance  $\theta_{JC} = 35^\circ\text{C}/\text{W}$  for Q-16 and E-20A  
 $\theta_{JA} = 120^\circ\text{C}/\text{W}$  for Q-16 and E-20A

# ADG508A/ADG509A — SPECIFICATIONS

Table 1.

Test	Symbol	Device	Design Limit $T_{min}-T_{max}$	Sub Group 1	Sub Group 2, 3	Test Condition <sup>1</sup> /Comments	Units
Switch "ON" Resistance	$R_{DS}$	-1, 2	400	300	400	$V_S = +10\text{ V}; V_S = -10\text{ V};$ $I_{DS} = 1\text{ mA};$ Test Circuit 1	$\Omega$ max
		-1, 2	600	450	600	$V+ = +10.8\text{ V}; V- = -10.8\text{ V};$ Test Circuit 1	
Source "OFF" Leakage Current	$I_S$ (OFF)	-1, 2	50	1	50	$V+ = +16.5\text{ V}; V- = -16.5\text{ V};$ Test Circuit 2	$\pm\text{nA}$ max
Drain "OFF" Leakage Current	$I_D$ (OFF)	-1	200	1	200	$V_D = V_S = \pm 10\text{ V};$ $V+ = +16.5\text{ V}; V- = -16.5\text{ V};$ Test Circuit 3	$\pm\text{nA}$ max
		-2	100	1	100		
Channel "ON" Leakage Current	$I_D$ (ON)	-1	200	1	200	$V_D = V_S = \pm 10\text{ V};$ $V+ = +16.5\text{ V}; V- = -16.5\text{ V};$ Test Circuit 4	$\pm\text{nA}$ max
		-2	100	1	100		
Differential OFF Output Leakage	$I_{DIFF}$	-2	25		25	$V1 = \pm 10\text{ V}; V2 = \pm 10\text{ V};$ Test Circuit 5	$\pm\text{nA}$ max
Digital Input High Voltage	$V_{DNH}$	-1, 2	2.4	2.4	2.4		V min
Digital Input Low Voltage	$V_{DNL}$	-1, 2	0.8	0.8	0.8		V max
High Level Input Current	$I_{DNH}$	-1, 2	1	1	1	$V+ = +16.5\text{ V}; V- = -16.5\text{ V};$ $V_{IN} = +16.5\text{ V}$	$\pm\mu\text{A}$ max
Low Level Input Current	$I_{DNL}$	-1, 2	1	1	1	$V+ = +16.5\text{ V}; V- = -16.5\text{ V};$ $V_{IN} = 0\text{ V}$	$\pm\mu\text{A}$ max
Supply Current	$+I_{OC}$	-1, 2	1.5	1.5	1.5	$V+ = +16.5\text{ V}; V- = -16.5\text{ V};$ $V_{DNH} = 2.4\text{ V}; V_{DNL} = 0.8\text{ V}$	mA max
	$-I_{OC}$	-1, 2	0.2	0.2	0.2		
Subgroup 9, 10, 11 $t_{TRANSITION}$	$t_{TRANS}$	-1, 2	400			$V1 = \pm 10\text{ V}, V2 = \pm 10\text{ V};$ Test Circuit 6	ns max
Subgroup 9, 10, 11 Turn ON Time, ENABLE	$t_{ON} (EN)$	-1, 2	400			Test Circuit 7	ns max
	Turn OFF Time, ENABLE	$t_{OFF} (EN)$	-1, 2	400			
Subgroup 12 Off Isolation	$V_{ISO}$	-1, 2	50			$R_L = 1\text{ k}\Omega; C_L = 1\text{ pF};$ $V_{IN} = 20\text{ V pk-pk}, f = 100\text{ kHz};$ $T_A = +25^\circ\text{C};$ Test Circuit 8	dB min
Subgroup 13 Crosstalk between Channels	$V_{CT}$	-1, 2	60			$V_S = 20\text{ V pk-pk}; R_L = 1\text{ k}\Omega;$ $C_L = 12\text{ pF}; T_A = +25^\circ\text{C};$ Test Circuit 9	dB min
Subgroup 14 Charge Injection	$Q_{INJ}$	-1, 2	50			Test Circuit 10	pC max
Digital Input Capacitance	$C_{IN}$	-1, 2	20				pF max
Source Capacitance, OFF	$C_S$ (OFF)	-1, 2	20				pF max
Drain Capacitance, OFF	$C_D$ (OFF)	-1	100				pF max
		-2	50				pF max

NOTE: DUAL SUPPLY OPERATION -  $\pm 15\text{ V}$   
<sup>1</sup>Unless otherwise noted  $V+ = +15\text{ V}; V- = -15\text{ V}.$



Table 2.

Test	Symbol	Device	Design Limit $T_{min}-T_{max}$	Sub Group 1	Sub Group 2, 3	Test Condition <sup>1</sup> /Comments	Units
Switch "ON" Resistance	$R_{DS}$	-1, 2	1000	700	1000	$V_D = +10\text{ V}; V_S = 0\text{ V}; I_{DS} = 0.5\text{ mA}$ $V_+ = +10.8\text{ V}; V_- = 0\text{ V};$ Test Circuit 1	$\Omega$ max
Source "OFF" Leakage Current	$I_S$ (OFF)	-1, 2	50	1	50	$V_+ = +16.5\text{ V}; V_- = 0\text{ V};$ Test Circuit 2	$\pm\text{nA}$ max
Drain "OFF" Leakage Current	$I_D$ (OFF)	-1	200	1	200	$V_+ = +16.5\text{ V}; V_- = 0\text{ V}$ $V1 = +10\text{ V}/0\text{ V}; V2 = 0\text{ V}/+10\text{ V};$ Test Circuit 3	$\pm\text{nA}$ max
		-2	100	1	100		
Channel "ON" Leakage Current	$I_D$ (ON)	-1	200	1	200	$V_+ = +16.5\text{ V}; V_- = 0\text{ V};$ $V1 = +10\text{ V}/0\text{ V}; V2 = 0\text{ V}/+10\text{ V}$ Test Circuit 4	$\pm\text{nA}$ max
		-2	100	1	100		
Differential OFF Output Leakage	$I_{DIFF}$	-2	25		25	$V_+ = +16.5\text{ V}; V_- = 0\text{ V}$ $V1 = +10\text{ V}/0\text{ V}; V2 = 0\text{ V}/+10\text{ V}$ Test Circuit 5	$\pm\text{nA}$ max
Digital Input High Voltage	$V_{INH}$	-1, 2	2.4	2.4	2.4		V min
Digital Input Low Voltage	$V_{INL}$	-1, 2	0.8	0.8	0.8		V max
High Level Input Current	$I_{INH}$	-1, 2	1	1	1	$V_+ = +16.5\text{ V}; V_- = 0\text{ V};$ $V_{DN} = +16.5\text{ V}$	$\pm\mu\text{A}$ max
Low Level Input Current	$I_{INL}$	-1, 2	1	1	1	$V_+ = +16.5\text{ V}; V_- = 0\text{ V};$ $V_{DN} = 0\text{ V}$	$\pm\mu\text{A}$ max
Supply Current	$+I_{CC}$	-1, 2	1.5	1.5	1.5	$V_+ = +16.5\text{ V}; V_- = 0\text{ V};$ $V_{INH} = 2.4\text{ V}; V_{INL} = 0.8\text{ V}$	mA max
Subgroup 9, 10, 11 $t_{TRANSITION}$	$t_{TRANS}$	-1, 2	600			$V1 = 10\text{ V}/0\text{ V}; V2 = 0\text{ V}/10\text{ V};$ Test Circuit 6	ns max
Subgroup 9, 10, 11 Turn ON Time, ENABLE	$t_{ON}$ (EN)	-1, 2	600			Test Circuit 7	ns max
Turn OFF Time, ENABLE	$t_{OFF}$ (EN)	-1, 2	600				
Subgroup 12 Off Isolation	$V_{ISO}$	-1, 2	50				dB min
Subgroup 13 Crosstalk between Channels	$V_{CT}$	-1, 2	60				dB min
Subgroup 14 Charge Injection	$Q_{INJ}$	-1, 2	50				pC max
Digital Input Capacitance	$C_{IN}$	-1, 2	20				pF max
Source Capacitance, OFF	$C_S$ (OFF)	-1, 2	20				pF max
Drain Capacitance, OFF	$C_D$ (OFF)	-1	100				pF max
		-2	50				pF max

NOTE: SINGLE SUPPLY OPERATION - +15 V  
<sup>1</sup>Unless otherwise noted  $V_+ = +15\text{ V}; V_- = 0\text{ V}.$


# ADG508A/ADG509A

## 3.2.1 Functional Block Diagram and Terminal Assignments.




### Pin Assignments


#### DIP




#### DIP



#### LCCC



#### LCCC



MIL-STD-883 Test Requirements	Subgroups (See Table 1)
Interim Electrical Parameters (Pre-Burn-In) Method 5004	1
Final Electrical Parameters, Method 5004	1*, 2, 3, 9
Group A Electrical Parameters, Method 5005	1, 2, 3, 9, 10**, 11**
Group C End Point Electrical Parameters, Method 5005	1

**NOTES**

\*Indicates P.D.A. applies to Subgroup 1.

\*\*Subgroups 10 & 11, if not tested, shall be guaranteed to the limits in the data sheet.

### TRUTH TABLES

Table 3. ADG508A Truth Table

A2	A1	A0	EN	ON SWITCH
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

X = Don't Care

Table 4. ADG509A Truth Table

A1	A0	EN	ON SWITCH PAIR
X	X	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

X = Don't Care


#### 3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (82).


# ADG508A/ADG509A

## 4.2.1 Life Test/Burn-In Circuit.


Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B). Note: All Digital Input Signal Rise and Fall Times Measured from 10% to 90% of 3 V.  $t_R = t_F = 20$  ns.




Test Circuit 1  
 $R_{ON}$




Test Circuit 2  
 $I_{S}$  (OFF)





Test Circuit 3  
 $I_{O}$  (OFF)



Test Circuit 4  
 $I_{D}$  (ON)




Test Circuit 5  
 $I_{DIFF}$




\*SIMILAR CONNECTION FOR ADG509A

Test Circuit 6  
Switching Time of Multiplexer,  $t_{TRANSITION}$




\*SIMILAR CONNECTION FOR ADG509A

*Test Circuit 7*  
Enable Delay,  $t_{ON}(EN)$ ,  $t_{OFF}(EN)$



ADG508A\* CROSSTALK TEST CIRCUIT  
\*SIMILAR CIRCUIT APPLIES FOR ADG509A


*Test Circuit 8*  
Crosstalk Between Channels




\*SIMILAR CONNECTION FOR ADG509A

*Test Circuit 9*  
Charge Injection

# ADG508A/ADG509A




*ADG508A (Q) Package Static Burn-In (for Boards Built Before August 1, 1989)*



*ADG508A (E) Package Static Burn-In (for Boards Built Before August 1, 1989)*




# ADG508A/ADG509A



ALL 270 OHM RESISTORS ARE 1 5W

ADG508A (Q) Package Static Burn-In (for Boards Built After July 31, 1989)




ALL 270 OHM RESISTORS ARE 1 5W

ADG508A (E) Package Static Burn-In (for Boards Built After July 31, 1989)

# ADG508A/ADG509A


APPLY VOLTAGES IN FOLLOWING SEQUENCE:

- 1  $V_{DD}$  +15V
- 2  $V_{SS}$  -15V
- 3 D 0V
- 4 S1-S8 0V
- 5  $V_{DATA}$  +15V




ABOVE VOLTAGES APPLY TO DYNAMIC BURN-IN ONLY.  
WAVEFORMS ARE TO BE APPLIED CONTINUOUSLY.

## ADG508A (Q & E Packages) Dynamic Burn-In Conditions




THIS CIRCUIT USES PINS 2 TO 17 OF ADG529A BOARDS  
WHICH WERE BUILT BEFORE AUGUST 1989.

## ADG509A (Q) Package Static Burn-In (for Boards Built Before August 1, 1989)



270 RESISTORS ARE 2W


ADG509A (E) Package Static Burn-In (for Boards Built Before August 1, 1989)



ALL 270 OHM RESISTORS ARE 1.5W

ADG509A (Q) Package Static Burn-In (for Boards Built After July 31, 1989)


# ADG508A/ADG509A



## ADG509A (E) Package Static Burn-In (for Boards Built After July 31, 1989)

### APPLY VOLTAGES IN FOLLOWING SEQUENCE:

- 1  $V_{DD}$  +15V
- 2  $V_{SS}$  -15V
- 3 DA-DB 0V
- 4 S1-S4 0V
- 5 CLOCK LINES AS FOLLOWS:



ABOVE VOLTAGES APPLY TO DYNAMIC BURN-IN ONLY.  
WAVEFORMS ARE TO BE APPLIED CONTINUOUSLY.

### ADG509A (Q & E Packages) Dynamic Burn-In Conditions