

# SN54HCT273, SN74HCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS068C – NOVEMBER 1988 – REVISED MAY 1997

- Inputs Are TTL-Voltage Compatible
- Contain Eight D-Type Flip-Flops
- Direct Clear Input
- Applications Include:
  - Buffer/Storage Registers
  - Shift Registers
  - Pattern Generators
- Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


## description

These devices are positive-edge-triggered D-type flip-flops with a common enable input. The 'HCT273 are similar to the 'HCT377, but feature a common clear enable ( $\overline{\text{CLR}}$ ) input instead of a latched clock.


Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output. The circuits are designed to prevent false clocking by transitions at  $\overline{\text{CLR}}$ .

The SN54HCT273 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74HCT273 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

SN54HCT273 . . . J OR W PACKAGE  
SN74HCT273 . . . DW, N, OR PW PACKAGE  
(TOP VIEW)



SN54HCT273 . . . FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
$\overline{\text{CLR}}$	CLK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q <sub>0</sub>



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

# SN54HCT273, SN74HCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR


SCLS068C – NOVEMBER 1988 – REVISED MAY 1997

## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## logic diagram, each flip-flop (positive logic)



# SN54HCT273, SN74HCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS068C – NOVEMBER 1988 – REVISED MAY 1997

## absolute maximum ratings over operating free-air temperature range†

Supply voltage range, $V_{CC}$ .....	–0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1) .....	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 1) .....	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±25 mA
Continuous current through $V_{CC}$ or GND .....	±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DW package .....	97°C/W
N package .....	67°C/W
PW package .....	128°C/W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JE51, except for through-hole packages, which use a trace length of zero.

## recommended operating conditions

		SN54HCT273			SN74HCT273			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 4.5\text{ V to }5.5\text{ V}$			2			V
$V_{IL}$	Low-level input voltage	$V_{CC} = 4.5\text{ V to }5.5\text{ V}$			0			V
$V_I$	Input voltage	0	$V_{CC}$		0	$V_{CC}$		V
$V_O$	Output voltage	0	$V_{CC}$		0	$V_{CC}$		V
$t_t$	Input transition (rise and fall) times	0			500			ns
$T_A$	Operating free-air temperature	–55	125		–40	85		°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			SN54HCT273		SN74HCT273		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$V_I = V_{IH}$ or $V_{IL}$	$I_{OH} = -20\ \mu\text{A}$	4.5	4.4	4.499	4.4	4.4	V		
		$I_{OH} = -4\ \text{mA}$	4.5	3.98	4.30	3.7	3.84	V		
$V_{OL}$	$V_I = V_{IH}$ or $V_{IL}$	$I_{OL} = 20\ \mu\text{A}$	4.5	0.001 0.1		0.1		0.1		
		$I_{OL} = 4\ \text{mA}$	4.5	0.17 0.26		0.4		0.33		
$I_I$	$V_I = V_{CC}$ or 0	5.5	±0.1 ±100		±1000		±1000		nA	
$I_{CC}$	$V_I = V_{CC}$ or 0, $I_O = 0$	5.5	8		160		80		μA	
$\Delta I_{CC}^\ddagger$	One input at 0.5 V or 2.4 V, Other inputs at 0 or $V_{CC}$	5.5	1.4 2.4		3		2.9		mA	
$C_i$		4.5 V to 5.5 V	3 10		10		10		pF	

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .

**SN54HCT273, SN74HCT273  
OCTAL D-TYPE FLIP-FLOPS  
WITH CLEAR**

SCLS068C – NOVEMBER 1988 – REVISED MAY 1997

**timing requirements over recommended operating free-air temperature range (unless otherwise noted)**

		V <sub>CC</sub>	T <sub>A</sub> = 25°C		SN54HCT273		SN74HCT273		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	4.5 V	0	25	0	16	0	20	MHz
		5.5 V	0	28	0	19	0	23	
t <sub>w</sub>	Pulse duration	CLK high or low	4.5 V	20	30	25			ns
			5.5 V	18	25	22			
	CLR low	4.5 V	16	24	20				
		5.5 V	14	20	17				
t <sub>su</sub>	Setup time before CLK↑	Data	4.5 V	20	30	25		ns	
			5.5 V	17	25	21			
	CLR inactive	4.5 V	20	30	25				
		5.5 V	17	25	21				
t <sub>h</sub>	Hold time data after CLK↑	4.5 V	0	0	0		ns		
		5.5 V	0	0	0				

**switching characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V ± 0.5 V, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	SN54HCT273				UNIT	
				T <sub>A</sub> = 25°C			MIN		MAX
				MIN	TYP	MAX			
f <sub>max</sub>			4.5 V	25	31	16	MHz		
			5.5 V	28	37	19			
t <sub>pd</sub>	CLR	Any	4.5 V		15	34	50	ns	
			5.5 V		12	29	42		
t <sub>PHL</sub>	CLR	Any	4.5 V		17	15	50	ns	
			5.5 V		15	34	42		
t <sub>t</sub>		Any	4.5 V		8	18	22	ns	
			5.5 V		7	19	21		

**switching characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V ± 0.5 V, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	SN74HCT273				UNIT	
				T <sub>A</sub> = 25°C			MIN		MAX
				MIN	TYP	MAX			
f <sub>max</sub>			4.5 V	25	31	20	MHz		
			5.5 V	28	37	23			
t <sub>pd</sub>	CLR	Any	4.5 V		15	34	42	ns	
			5.5 V		12	29	36		
t <sub>PHL</sub>	CLR	Any	4.5 V		17	34	42	ns	
			5.5 V		15	29	36		
t <sub>t</sub>		Any	4.5 V		8	15	19	ns	
			5.5 V		7	14	17		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	No load	30	pF

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and test-fixture capacitance.  
 B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r = 6\text{ ns}$ ,  $t_f = 6\text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.  
 D. For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.  
 E.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [SAMPLES](#)  
| [APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

## SN74HCT273, Octal D-Type Flip-Flops With Clear

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	SN74HCT273
Voltage Nodes (V)	5
Vcc range (V)	4.5 to 5.5
Input Level	TTL
Output Level	CMOS
Output Drive (mA)	-4/4
Output	2S
No. of Bits	8
Static Current	0.08
th (ns)	0
tpd max (ns)	36
tsu (ns)	21

### FEATURES

[▲Back to Top](#)

- Inputs Are TTL-Voltage Compatible
- Contain Eight D-Type Flip-Flops
- Direct Clear Input
- Applications Include:
  - Buffer/Storage Registers
  - Shift Registers
  - Pattern Generators
- Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

### DESCRIPTION

[▲Back to Top](#)

These devices are positive-edge-triggered D-type flip-flops with a common enable input. The 'HCT273 are similar to the 'HCT377, but feature a common clear enable ( $\overline{\text{CLR}}$ ) input instead of a latched clock.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output. The circuits are designed to prevent false clocking by transitions at  $\overline{\text{CLR}}$ .

The SN54HCT273 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HCT273 is characterized for operation from -40°C to 85°C.

**TECHNICAL DOCUMENTS**[▲Back to Top](#)To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

**DATASHEET**[▲Back to Top](#)Full datasheet in Acrobat PDF: [sn74hct273.pdf](#) (113 KB,Rev.C) (Updated: 05/01/1997)**APPLICATION NOTES**[▲Back to Top](#)View Application Notes for [Digital Logic](#)

- [CMOS Power Consumption and CPD Calculation \(Rev. B\)](#) (SCAA035B - Updated: 06/01/1997)
- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Implications of Slow or Floating CMOS Inputs \(Rev. C\)](#) (SCBA004C - Updated: 02/01/1998)
- [SN54/74HCT CMOS Logic Family Applications and Restrictions](#) (SCLA011 - Updated: 05/01/1996)
- [Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc](#) (SCLA008 - Updated: 04/01/1996)

**RELATED DOCUMENTS**[▲Back to Top](#)View Related Documentation for [Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
- [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

**SAMPLES**[▲Back to Top](#)

ORDERABLE DEVICE	PACKAGE INDUSTRY (TI)	PINS	TEMP (°C)	STATUS	PRODUCT CONTENT	SAMPLES
SN74HCT273DBR	<a href="#">SSOP (DB)</a>	20	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>
SN74HCT273DW	<a href="#">SOP (DW)</a>	20	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>
SN74HCT273N	<a href="#">PDIP (N)</a>	20	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>
SN74HCT273PWR	<a href="#">TSSOP (PW)</a>	20	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>

**PRICING/AVAILABILITY/PKG**[▲Back to Top](#)

DEVICE INFORMATION							TI INVENTORY STATUS AS OF 3:00 PM GMT, 26 Sep 2002			REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002		
ORDERABLE DEVICE	STATUS	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY   \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
SN74HCT273DBLE	OBSOLETE	<a href="#">SSOP (DB)</a>   20	-40 TO 85	<a href="#">View Contents</a>	1KU		N/A*		Not Available			
SN74HCT273DBR	ACTIVE	<a href="#">SSOP (DB)</a>   20	-40 TO 85	<a href="#">View Contents</a>	1KU   0.53	2000	N/A*	4000   03 Oct	2 WKS			
								> 10k   07 Oct				
								> 10k   14 Oct				



									> 10k   28 Oct					
SN74HCT273DW	ACTIVE	<a href="#">SOP (DW)</a>   20	-40 TO 85	<a href="#">View Contents</a>	1KU   0.27	25			> 10k	308   19 Sep	2 WKS	<a href="#">Avnet</a>   AMERICA	> 1k	<a href="#">BUY NOW</a>
									2794   23 Sep			<a href="#">DigiKey</a>   AMERICA	327	<a href="#">BUY NOW</a>
									4000   03 Oct					
									> 10k   07 Oct					
									> 10k   14 Oct					
SN74HCT273DWR	ACTIVE	<a href="#">SOP (DW)</a>   20	-40 TO 85	<a href="#">View Contents</a>	1KU   0.27	2000			<a href="#">N/A*</a>	> 10k   04 Oct	2 WKS	<a href="#">Avnet</a>   AMERICA	> 1k	<a href="#">BUY NOW</a>
									> 10k   07 Oct					
									6000   08 Oct					
									10k   09 Oct					
									> 10k   11 Oct					
SN74HCT273N	ACTIVE	<a href="#">PDIP (N)</a>   20	-40 TO 85	<a href="#">View Contents</a>	1KU   0.27	20			<a href="#">N/A*</a>	3311   03 Oct	2 WKS	<a href="#">Avnet</a>   AMERICA	> 1k	<a href="#">BUY NOW</a>
									> 10k   07 Oct			<a href="#">DigiKey</a>   AMERICA	980	<a href="#">BUY NOW</a>
									> 10k   14 Oct					
									> 10k   21 Oct					
									> 10k   28 Oct					
SN74HCT273NSR	ACTIVE	<a href="#">SOP (NS)</a>   20		<a href="#">View Contents</a>	1KU   0.50	2000			<a href="#">N/A*</a>	> 10k   14 Oct	3 WKS			
									> 10k   28 Oct					
SN74HCT273PWLE	OBSOLETE	<a href="#">TSSOP (PW)</a>   20	-40 TO 85	<a href="#">View Contents</a>	1KU				<a href="#">N/A*</a>		Not Available			
SN74HCT273PWR	ACTIVE	<a href="#">TSSOP (PW)</a>   20	-40 TO 85	<a href="#">View Contents</a>	1KU   0.27	2000			<a href="#">N/A*</a>	4705   24 Sep	2 WKS			
									> 10k   03 Oct					
									> 10k   10 Oct					
									> 10k   17 Oct					
									> 10k   24 Oct					

---

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)



© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.  
[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)