

SN74ALS666, SN74ALS667 8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES WITH 3-STATE OUTPUTS

SDAS227A – JUNE 1984 – REVISED JANUARY 1995

- 3-State I/O-Type Read-Back Inputs
- Bus-Structured Pinout
- Choice of True or Inverting Logic
 - SN74ALS666 . . . True Outputs
 - SN74ALS667 . . . Inverted Outputs
- Preset and Clear Inputs
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) 300-mil DIPs

description


These 8-bit D-type transparent latches are designed specifically for storing the contents of the input data bus, plus reading back the stored data onto the input data bus. In addition, they provide a 3-state buffer-type output and are easily utilized in bus-structured applications.

While the latch enable (LE) is high, the Q outputs of the SN74ALS666 follow the data (D) inputs. The \bar{Q} outputs of the SN74ALS667 provide the inverse of the data applied to its D inputs. The Q or \bar{Q} output of both devices is in the high-impedance state if either output-enable ($\bar{OE}1$ or $\bar{OE}2$) input is at a high logic level.


Read back is provided through the read-back control (\bar{OERB}) input. When \bar{OERB} is taken low, the data present at the output of the data latches passes back onto the input data bus. When \bar{OERB} is taken high, the output of the data latches is isolated from the D inputs. \bar{OERB} does not affect the internal operation of the latches; however, caution should be exercised to avoid a bus conflict.

The SN74ALS666 and SN74ALS667 are characterized for operation from 0°C to 70°C.

SN74ALS666 . . . DW OR NT PACKAGE
(TOP VIEW)



SN74ALS667 . . . DW OR NT PACKAGE
(TOP VIEW)




PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN74ALS666, SN74ALS667 8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES WITH 3-STATE OUTPUTS

SDAS227A - JUNE 1984 - REVISED JANUARY 1995

logic symbols†





† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN74ALS666, SN74ALS667 8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES WITH 3-STATE OUTPUTS

SDAS227A - JUNE 1984 - REVISED JANUARY 1995


logic diagrams (positive logic)



SN74ALS666, SN74ALS667 8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES WITH 3-STATE OUTPUTS

SDAS227A - JUNE 1984 - REVISED JANUARY 1995

timing diagram



$\overline{\text{CLR}} = \text{H}$, $\overline{\text{PRE}} = \text{H}$, $\overline{\text{OE1}} = \text{L}$, $\overline{\text{OE2}} = \text{L}$.

† This setup time ensures the read-back circuit does not create a conflict on the input data bus.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	7 V
Input voltage, V_I (all inputs except D inputs)	7 V
Voltage applied to D inputs and to disabled 3-state outputs	5.5 V
Operating free-air temperature range, T_A : SN74ALS666, SN74ALS667	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN74ALS666 SN74ALS667			UNIT		
		MIN	NOM	MAX			
V_{CC}	Supply voltage	4.5	5	5.5	V		
V_{IH}	High-level input voltage	2			V		
V_{IL}	Low-level input voltage			0.8	V		
I_{OH}	High-level output current			Q	-2.6	mA	
				D	-0.4		
I_{OL}	Low-level output current			Q	24	mA	
				D	8		
t_w	Pulse duration			LE high	10	ns	
				$\overline{\text{CLR}}$ low	10		
				$\overline{\text{PRE}}$ low	10		
t_{su}	Setup time			Data before LE↓	10	ns	
				Data before $\overline{\text{OERB}}$ ↓	10		
t_h	Hold time, data after LE↓				5	ns	
T_A	Operating free-air temperature				0	70	°C



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALS666, SN74ALS667 8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES WITH 3-STATE OUTPUTS

SDAS227A - JUNE 1984 - REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN74ALS666 SN74ALS667		UNIT	
		MIN	TYP†		MAX
V_{IK}	$V_{CC} = 4.5 \text{ V}$, $I_I = -18 \text{ mA}$			-1.2	V
V_{OH}	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, $I_{OH} = -0.4 \text{ mA}$		$V_{CC} - 2$	V
	Q or \bar{Q}	$V_{CC} = 4.5 \text{ V}$, $I_{OH} = -2.6 \text{ mA}$		2.4 3.2	
V_{OL}	D inputs	$V_{CC} = 4.5 \text{ V}$	$I_{OL} = 4 \text{ mA}$	0.25 0.4	V
			$I_{OL} = 8 \text{ mA}$	0.35 0.5	
	Q or \bar{Q}	$V_{CC} = 4.5 \text{ V}$	$I_{OL} = 12 \text{ mA}$	0.25 0.4	
			$I_{OL} = 24 \text{ mA}$	0.35 0.5	
I_{OZH}	Q or \bar{Q}	$V_{CC} = 5.5 \text{ V}$, $V_O = 2.7 \text{ V}$		20	μA
I_{OZL}	Q or \bar{Q}	$V_{CC} = 5.5 \text{ V}$, $V_O = 0.4 \text{ V}$		-20	μA
I_I	D inputs	$V_{CC} = 5.5 \text{ V}$	$V_I = 5.5 \text{ V}$	0.1	mA
	All others		$V_I = 7 \text{ V}$	0.1	
I_{IH}	D inputs‡	$V_{CC} = 5.5 \text{ V}$, $V_I = 2.7 \text{ V}$		20	μA
	All others			20	
I_{IL}	D inputs‡	$V_{CC} = 5.5 \text{ V}$, $V_I = 0.4 \text{ V}$		-0.1	mA
	All others			-0.1	
I_{OS}^{\S}		$V_{CC} = 5.5 \text{ V}$, $V_O = 2.25 \text{ V}$		-30 -112	mA
I_{CC}	SN74ALS666	$V_{CC} = 5.5 \text{ V}$, OERB high	Q outputs high	25 50	mA
			Q outputs low	40 73	
			Q outputs disabled	30 55	
	SN74ALS667	$V_{CC} = 5.5 \text{ V}$, OERB high	\bar{Q} outputs high	25 50	
			\bar{Q} outputs low	45 79	
			\bar{Q} outputs disabled	30 60	

† All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For I/O ports (Q_A through Q_H), the parameters I_{IH} and I_{IL} include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALS666, SN74ALS667 8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES WITH 3-STATE OUTPUTS

SDAS227A – JUNE 1984 – REVISED JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, T _A = MIN to MAX†		UNIT
			SN74ALS666		
			MIN	MAX	
t _{PLH}	D	Q	3	14	ns
t _{PHL}			4	18	
t _{PLH}	LE	Q	6	21	ns
t _{PHL}			8	27	
t _{PHL}	$\overline{\text{CLR}}$	Q	9	29	ns
		D	11	32	
t _{PLH}	$\overline{\text{PRE}}$	Q	7	22	ns
		D	9	28	
t _{en} ‡	$\overline{\text{OERB}}$	D	4	21	ns
	$\overline{\text{OE1}}, \overline{\text{OE2}}$	Q	4	21	
t _{dis} §	$\overline{\text{OERB}}$	D	1	14	ns
	$\overline{\text{OE1}}, \overline{\text{OE2}}$	Q	1	14	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ t_{en} = t_{PZH} or t_{PZL}.

§ t_{dis} = t_{PHZ} or t_{PLZ}.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, T _A = MIN to MAX†		UNIT
			SN74ALS667		
			MIN	MAX	
t _{PLH}	D	$\overline{\text{Q}}$	6	20	ns
t _{PHL}			4	15	
t _{PLH}	LE	$\overline{\text{Q}}$	9	28	ns
t _{PHL}			7	22	
t _{PHL}	$\overline{\text{CLR}}$	$\overline{\text{Q}}$	7	24	ns
		D	8	26	
t _{PLH}	$\overline{\text{PRE}}$	$\overline{\text{Q}}$	8	25	ns
		D	9	28	
t _{en} ‡	$\overline{\text{OERB}}$	D	4	21	ns
	$\overline{\text{OE1}}, \overline{\text{OE2}}$	$\overline{\text{Q}}$	4	21	
t _{dis} §	$\overline{\text{OERB}}$	D	1	14	ns
	$\overline{\text{OE1}}, \overline{\text{OE2}}$	$\overline{\text{Q}}$	1	14	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ t_{en} = t_{PZH} or t_{PZL}.

§ t_{dis} = t_{PHZ} or t_{PLZ}.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74ALS666, SN74ALS667 8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES WITH 3-STATE OUTPUTS

SDAS227A - JUNE 1984 - REVISED JANUARY 1995


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR Q OR \bar{Q} OUTPUTS




LOAD CIRCUIT FOR D OUTPUTS




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses have the following characteristics: $PRR \leq 1$ MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
 D. When measuring propagation delay times of 3-state outputs, switch S1 is open.

Figure 1. Load Circuits and Voltage Waveforms