

Dual J-K negative edge-triggered flip-flop

74ALS112A


DESCRIPTION

The 74ALS112A, dual negative edge-triggered JK-type flip-flop features individual J, K, clock (\overline{CP}_n), set (SD), and reset (RD) inputs, true (Qn) and complementary (\overline{Q}_n) outputs.

The SD and RD inputs, when Low, set or reset the outputs as shown in the function table regardless of the level at the other inputs.

A High level on the clock (\overline{CP}_n) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the \overline{CP}_n is High and the flip-flop will perform according to the function table as long as minimum setup and hold times are observed. Output changes are initiated by the High-to-Low transition of the \overline{CP}_n .

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS112A	50MHz	3.0mA

PIN CONFIGURATION

SF00103


ORDERING INFORMATION

DESCRIPTION	ORDER CODE	DRAWING NUMBER
	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^\circ C$ to $+70^\circ C$	
16-pin plastic DIP	74ALS112AN	SOT38-4
16-pin plastic SO	74ALS112AD	SOT109-1


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$\overline{CP}_0, \overline{CP}_1$	Clock Pulse input (active falling edge)	1.0/1.0	20 μA /0.1mA
J0, J1	J inputs	1.0/2.0	20 μA /0.2mA
K0, K1	K inputs	1.0/2.0	20 μA /0.2mA
$\overline{SD}_0, \overline{SD}_1$	Set inputs (active-Low)	1.0/2.0	20 μA /0.2mA
$\overline{RD}_0, \overline{RD}_1$	Reset inputs (active-Low)	1.0/2.0	20 μA /0.2mA
Q0, Q1, $\overline{Q}_0, \overline{Q}_1$	Data outputs	20/80	0.4mA/8mA

NOTE: One (1.0) ALS unit load is defined as: 20 μA in the High state and 0.1mA in the Low state.

LOGIC SYMBOL

SF00104


IEC/IEEE SYMBOL

SF00105

Dual J-K negative edge-triggered flip-flop

74ALS112A

LOGIC DIAGRAM



FUNCTION TABLE

SD	RD	CP	INPUTS		OUTPUTS		OPERATING MODE
			J	K	Q	\bar{Q}	
L	H	X	X	X	H	L	Asynchronous Set
H	L	X	X	X	L	H	Asynchronous Reset
L	L	X	X	X	H*	H*	Undetermined *
H	H	↓	h	h	\bar{q}	q	Toggle
H	H	↓	h	I	H	L	Load "1" (Set)
H	H	↓	I	h	L	H	Load "0" (Reset)
H	H	↓	I	I	q	\bar{q}	Hold "no change"
H	H	H	X	X	q	\bar{q}	Hold "no change"

H = High voltage level

h = High state must be present one setup time prior to High-to-Low clock transition

L = Low voltage level

I = Low state must be present one setup time prior to High-to-Low clock transition

q = Lower case indicate the state of the referenced output prior to the High-to-Low clock transition

X = Don't care

↓ = High-to-Low clock transition

* = Both outputs will be High while both SD and RD are Low, but the output states are unpredictable if SD and RD go High simultaneously

Asynchronous inputs: Low input to SD sets Q to High level, Low input to RD sets Q to Low level. Set and reset are independent of clock.

Simultaneous Low on both SD and RD makes both Q and \bar{Q} High.

Dual J-K negative edge-triggered flip-flop

74ALS112A

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage	-0.5 to +7.0	V
V_{IN}	Input voltage	-0.5 to +7.0	V
I_{IN}	Input current	-30 to +5	mA
V_{OUT}	Voltage applied to output in High output state	-0.5 to V_{CC}	V
I_{OUT}	Current applied to output in Low output state	16	mA
T_{amb}	Operating free-air temperature range	0 to +70	°C
T_{sig}	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	High-level output current			-0.4	mA
I_{OL}	Low-level output current			8	mA
T_{amb}	Operating free-air temperature range	0		+70	°C

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹		LIMITS			UNIT
		MIN	TYP ²	MAX			
V_{OH}	High-level output voltage	$V_{CC} = \pm 10\%$, $V_{IL} = MAX$, $V_{IH} = MIN$	$I_{OH} = -0.4mA$	$V_{CC} - 2$			V
V_{OL}	Low-level output voltage	$V_{CC} = MIN$, $V_{IL} = MAX$,	$I_{OL} = 4mA$		0.25	0.40	V
		$V_{IH} = MIN$	$I_{OL} = 8mA$		0.35	0.50	V
V_{IK}	Input clamp voltage	$V_{CC} = MIN$, $I_I = I_{IK}$			-0.73	-1.5	V
I_I	Input current at maximum input voltage	$V_{CC} = MAX$, $V_I = 7.0V$				0.1	mA
I_{IH}	High-level input current	$V_{CC} = MAX$, $V_I = 2.7V$				20	μA
I_{IL}	Low-level input current	\overline{CPn}				-0.1	mA
		SDn , RDn , Jn , Kn	$V_{CC} = MAX$, $V_I = 0.4V$			-0.2	mA
I_O	Output current ³	$V_{CC} = MAX$, $V_O = 2.25V$		-30		-112	mA
I_{CC}	Supply current (total)	$V_{CC} = MAX$			2.5	4.5	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^\circ C$.
- The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

Dual J-K negative edge-triggered flip-flop

74ALS112A

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS		UNIT	
			$T_{amb} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$			
			MIN	MAX		
f_{MAX}	Maximum clock frequency	Waveform 1	35		MHz	
t_{PLH} t_{PHL}	Propagation delay CPn to Qn or $\bar{Q}n$	Waveform 1	2.0 4.0	10.0 10.5	ns	
t_{PLH} t_{PHL}	Propagation delay $\bar{S}Dn$ or RD to Qn or $\bar{Q}n$	Waveform 2, 3	1.5 3.5	8.0 9.5	ns	

AC SETUP REQUIREMENTS


SYMBOL	PARAMETER	TEST CONDITION	LIMITS		UNIT	
			$T_{amb} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$			
			MIN	MAX		
$t_{SU}(H)$ $t_{SU}(L)$	Setup time, High or Low Jn, Kn to CPn	Waveform 1	8.0 8.0		ns	
$t_h(H)$ $t_h(L)$	Hold time, High or Low Jn, Kn to CPn	Waveform 1	0.0 0.0		ns	
$t_w(H)$ $t_w(L)$	CPn Pulse width high or Low	Waveform 1	11.0 8.0		ns	
$t_w(L)$	$\bar{S}Dn$ or RDn Pulse width Low	Waveform 2, 3	6.0		ns	
t_{REC}	Recovery time, $\bar{S}Dn$ or RDn to CPn	Waveform 2, 3	8.0		ns	

Dual J-K negative edge-triggered flip-flop


74ALS112A

AC WAVEFORMSFor all waveforms, $V_M = 1.3V$.


The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 1. Propagation Delay for Data to Output, Data Setup Time and Hold Times, Clock Pulse Width, and Maximum Clock Frequency



Waveform 2. Propagation Delay for Set to Output, Set Pulse Width, and Recovery Time for Set to Clock




Waveform 3. Propagation Delay for Reset to Output, Reset Pulse Width, and Recovery Time for Reset to Clock


Dual J-K negative edge-triggered flip-flop

74ALS112A

TEST CIRCUIT AND WAVEFORMS



Test Circuit for Totem-pole Outputs



Input Pulse Definition

Family	INPUT PULSE REQUIREMENTS					
	Amplitude	VM	Rep.Rate	t _w	t _{TLH}	t _{THL}
74ALS	3.5V	1.3V	1MHz	500ns	2.0ns	2.0ns

SC00005

DEFINITIONS:

- R_L = Load resistor;
 see AC electrical characteristics for value.
 C_L = Load capacitance includes jig and probe capacitance;
 see AC electrical characteristics for value.
 R_T = Termination resistance should be equal to Z_{OUT} of
 pulse generators.