SDAS230A - DECEMBER 1983 - REVISED AUGUST 1995

- Functionally Equivalent to AMD's AM29821
- Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce dc Loading Effects
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs


description

These 10-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.


The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are true to the data (D) input.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN54AS821A . . . JT PACKAGE SN74AS821A . . . DW OR NT PACKAGE (TOP VIEW)



SN54AS821A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


OE does not affect the internal operation of the flip-flops. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AS821A is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74AS821A is characterized for operation from 0° C to 70° C.

FUNCTION TABLE (each flip-flop)


		1	1.7
	INPUTS		OUTPUT
OE	CLK	D	Q
L	1	Н	Н
L	\uparrow	L	L
L	L	Χ	Q ₀
Н	Χ	Χ	Z

logic symbol†



 $[\]dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.

logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A : SN54AS821A	−55°C to 125°C
SN74AS821A	0°C to 70°C
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS230A - DECEMBER 1983 - REVISED AUGUST 1995

recommended operating conditions

		SN54AS821A		SN74AS821A			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
IOH	High-level output current			-24			-24	mA
lOL	Low-level output current			32			48	mA
t _W *	Pulse duration, CLK high or low	9			8			ns
t _{su} *	Setup time, data before CLK↑	7			6			ns
th*	Hold time, data after CLK↑	0			0			ns
T _A	Operating free-air temperature	-55		125	0		70	°C

^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	SN	SN54AS821A			SN74AS821A				
FARAIVIETER	1531 (1	ONDITIONS	MIN	TYP [†]	MAX	MIN	TYP†	MAX	UNIT	
VIK	$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.2			-1.2	V	
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		VCC -2	2		V	
VOH	V _{CC} = 4.5 V	$I_{OH} = -15 \text{ mA}$	2.4	3.2		2.4	3.2			
	VCC = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				
Va	Vaa = 4.5.V	$I_{OL} = 32 \text{ mA}$		0.25	0.5				V	
V _{OL}	V _{CC} = 4.5 V	$I_{OL} = 48 \text{ mA}$					0.35	0.5	V	
lozh	$V_{CC} = 5.5 V$,	$V_0 = 2.7 \text{ V}$			50			50	μΑ	
lozL	$V_{CC} = 5.5 V,$	V _I = 0.4 V			-50			-50	μΑ	
lį	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA	
lН	$V_{CC} = 5.5 V,$	V _I = 2.7 V			20			20	μΑ	
I _I L	$V_{CC} = 5.5 V,$	V _I = 0.4 V			-0.5			-0.5	mA	
IO [‡]	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA	
		Outputs high 55 8	88	88	55	88				
ICC	V _{CC} = 5.5 V			68	109		68	109	mA	
		Outputs disabled		70	113		70	113		



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

SN54AS821A, SN74AS821A 10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS


SDAS230A - DECEMBER 1983 - REVISED AUGUST 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C C _L R1 R2 T _A	UNIT			
			SN54A	821A	SN74AS821A		
			MIN	MAX	MIN	MAX	
t _{PLH}	CLK	Am. 0	3.5	3.5 9 3.5	7.5	ns	
t _{PHL}	OLK	CLK Any Q 3.5	14	3.5	13	115	
^t PZH	ŌĒ	A O	4	12	3	11	ns
tPZL	OE .	OE Any Q	4	13	4	12	113
^t PHZ	ŌĒ	Any Q	1	10	1	8	ns
^t PLZ	UE	Ally Q	1	10	1	8	113

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_{Γ} = t_{f} = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

* Texas Instruments	THE WORLD LEADER IN DSP AND ANALOG	
Products	Development Tools Applications	V
Search	□ Advanced Search □ TI Home □ TI&ME □ Employm □ Tech Support □ Comments □ Site Map □ TI Globa	

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS |
PRICING/AVAILABILITY | APPLICATION NOTES |
RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

SN54AS821A, 10-Bit Bus Interface Flip-Flops With 3-State Outputs

DEVICE STATUS: ACTIVE

FEATURES <u>Back to Top</u>

- Functionally Equivalent to AMD's AM29821
- Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce dc Loading Effects
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

DESCRIPTIONABack to Top

These 10-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are true to the data (D) input.

A buffered output-enable ($\overline{\mathsf{OE}}$) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or a high-

impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operation of the flip-flops. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AS821A is characterized for operation over the full military temperature range of -

55°C to 125°C. The SN74AS821A is characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

Back to Top

To view the following documents, <u>Acrobat Reader 3.x</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET Back to Top

Full datasheet in Acrobat PDF: sdas230a.pdf (92 KB) (Updated: 08/01/1995)

Full datasheet in Zipped PostScript: sdas230a.psz (88 KB)

APPLICATION NOTES

▲Back to Top

View Application Reports for <u>Digital Logic</u>

- Advanced Schottky (ALS and AS) Logic Families (SDAA010 Updated: 08/01/1995)
- Advanced Schottky Load Management (SDYA016 Updated: 02/01/1997)
- Designing With Logic (SDYA009C Updated: 06/01/1997)
- <u>Input and Output Characteristics of Digital Integrated Circuits</u> (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)

RELATED DOCUMENTS

Back to Top

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

PRICING/AVAILABILITY

Back to Top

ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	<u>TEMP</u> (°C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT QTY=1000+	PACK QTY	<u>DSCC</u> <u>NUMBER</u>	PRICING/AVAILABILITY
SN54AS821AJT	<u>JT</u>	24	-55 TO 125	ACTIVE	5.43	1		Check stock or order
SNJ54AS821AFK	<u>FK</u>	28	-55 TO 125	ACTIVE	13.23	168	5962- 9078001M3A	Check stock or order
SNJ54AS821AJT	<u>JT</u>	24	-55 TO 125	ACTIVE	6.36	1	5962- 9078001MLA	Check stock or order
SNJ54AS821AW	<u>w</u>	24	-55 TO 125	ACTIVE	12.24	170	5962- 9078001MKA	Check stock or order

Table Data Updated on: 11/19/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy | Important Notice</u>