

3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCHR16270

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical tsk(0) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP, and 0.40mm pitch TVSOP packages
- Extended commercial range of 40°C to + 85°C
- Vcc = $3.3V \pm 0.3V$, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- Vcc = 2.5V ± 0.2V
- CMOS power levels (0.4µW typ. static)
- Rail-to-Rail output swing for increased noise margin
- Drive Features for ALVCHR16270:
 - Balanced Output Drivers: ±12mA
 - Low switching noise

APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

DESCRIPTION:


This registered bus exchanger is built using advanced dual metal

CMOS technology. The ALVCHR16270 is used in applications in which data must be transferred from a narrow high-speed bus to a wide lower-frequency bus.

This device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (CLKEN) inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B-port. Data flow is controlled by the active-low output enables (OEA and OEB). The control terminals are registered to synchronize the bus-direction changes with CLK.

The ALVCHR16270 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive ± 12 mA at the designated threshold levels.

The ALVCHR16270 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.




1

JUNE 1999

IDT74ALVCHR16270 3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER

EXTENDED COMMERCIAL TEMPERATURE RANGE

PIN CONFIGURATION



SSOP/ TSSOP/TVSOP TOP VIEW

FUNCTION TABLES ⁽¹⁾ OUTPUT ENABLE

Inputs			Outputs			
CLK	OEA	OEB	Ax	1Bx, 2Bx		
\uparrow	Н	Н	Z	Z		
\uparrow	Н	L	Z	Active		
\uparrow	L	Н	Active	Z		
\uparrow	L	L	Active	Active		

A-TO-B STORAGE (\overline{OEB} = L AND \overline{OEA} = H)

	Out	puts			
CLKENA1	CLKENA2	CLK	Ах	1 Bx	2 Bx
L	Н	Х	Х	1B0 ⁽²⁾	2BO ⁽²⁾
L	Н	Х	Х	1B0 ⁽²⁾	2BO ⁽²⁾
L	L	↑	L	L ⁽³⁾	L
L	L	\uparrow	Н	H ⁽³⁾	Н
Н	L	\uparrow	L	1B0 ⁽²⁾	L
Н	L	\uparrow	Н	1B0 ⁽²⁾	Н
Н	Н	Х	Х	1B0 ⁽²⁾	2BO ⁽²⁾

B-TO-A STORAGE ($\overline{OEA} = L \text{ AND } \overline{OEB} = H$)

	Outputs					
CLKEN1B	CLKEN2B	CLK	SEL	1Bx	2Bx	Ax
Н	Х	Х	Н	Х	Х	A0 ⁽²⁾
Х	Н	Х	L	Х	Х	A0 ⁽²⁾
L	Х	\uparrow	Н	L	Х	L
L	Х	\uparrow	Н	Н	Х	Н
Х	L	\uparrow	L	Х	L	L
Х	L	\uparrow	L	Х	Н	Н

NOTES:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High-Impedance

 \uparrow = LOW-to-HIGH Transition

Output level before the indicated steady-state input conditions were established.

3. Two CLK edges are needed to propagate data.

Pin Names	I/O	Description
Ax(1:12)	I/O	Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus. ⁽¹⁾
1 BX(1:12)	I/O	Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory. ⁽¹⁾
2 BX(1:12)	I/O	Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory. ⁽¹⁾
CLK	Ι	Clock Input
CLKENA1	Ι	Clock Enable Input for the A-1B Register. If CLKENA1 is LOW during the rising edge of CLK, data will be
		clocked into register A-1B (Active LOW).
CLKENA2	I	Clock Enable Input for the A-2B Register. If CLKENA2 is LOW during the rising edge of CLK, data will be
		clocked into register A-2B (Active LOW).
CLKEN1B	Ι	Clock Enable Input for the 1B-A Register. If CLKEN1B is LOW during the rising edge of CLK, data will be
		clocked into register 1B-A (Active LOW).
CLKEN2B	I	Clock Enable Input for the 2B-A Register. If CLKEN2B is LOW during the rising edge of CLK, data will be
		clocked into register 2B-A (Active LOW).
SEL	Ι	1B or 2B Port Selection. When HIGH during the rising edge of CLK, SEL enables data transfer from 1B Port
		to A Port. When LOW during the rising edge of CLK, SEL enables data transfer from 2B Port to A Port.
OEA	Ι	Synchronous Output Enable for A Port (Active LOW)
OEB	Ι	Synchronous Output Enable for B Port (Active LOW)

PIN DESCRIPTION

NOTE:

1. These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATING ⁽¹⁾

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage	– 0.5 to + 4.6	V
	with Respect to GND		
VTERM(3)	Terminal Voltage	– 0.5 to	V
	with Respect to GND	Vcc + 0.5	
Tstg	Storage Temperature	– 65 to + 150	°C
Ιουτ	DC Output Current	– 50 to + 50	mA
Ік	Continuous Clamp Current,	± 50	mA
	VI < 0 or $VI > VCC$		
Іок	Continuous Clamp Current, Vo < 0	- 50	mA
Icc	Continuous Current through	±100	mA
lss	each Vcc or GND		
	•	•	NEW16lir

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals.

3. All terminals except Vcc.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit		
Cin	Input Capacitance	VIN = 0V	5	7	pF		
Соит	Output Capacitance	Vout = 0V	7	9	pF		
Ci/o	I/O Port Capacitance	Vin = 0V	7	9	pF		
NOTE.					NEW16link		

NOTE:

1. As applicable to the device type.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $TA = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Test C	conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	V
		Vcc = 2.7V to 3.6V		2	_		1
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	Ì
Ін	Input HIGH Current	Vcc = 3.6V	VI = VCC	_	_	± 5	μA
lil	Input LOW Current	Vcc = 3.6V	VI = GND	_	_	± 5	1
Іоzн	High Impedance Output Current	Vcc = 3.6V	Vo = Vcc	_	_	± 10	μA
Iozl	(3-State Output pins)		Vo = GND	_	_	± 10	μA
Vik	Clamp Diode Voltage	VCC = 2.3V, IIN = - 18mA		_	- 0.7	- 1.2	V
Vн	Input Hysteresis	Vcc = 3.3V		_	100		mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = 3.6V VIN = GND or Vcc		-	0.1	40	μA
∑ICC	Quiescent Power Supply Current Variation	One input at Vcc – 0.6V, other inputs at Vcc or GND		—	—	750	μA NEW16I

NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾		Test Conditions		Typ. ⁽²⁾	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3.0V	VI = 2.0V	- 75	—	-	μA
Ibhl			VI = 0.8V	75	—	—	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	- 45	_	—	μA
Ibhl			VI = 0.7V	45	—	—	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	—	—	± 500	μA
Ibhlo							

NOTES:

1. Pins with Bus-hold are identified in the pin description.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test	Conditions ⁽¹⁾	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	Iон = - 0.1mA	Vcc - 0.2	_	V
		Vcc = 2.3V	Iон = – 4mA	1.9	_	
			Iон = – 6mA	1.7	_	
		Vcc = 2.7V	Iон = – 4mA	2.2	_	
			Iон = – 8mA	2	_	
		Vcc = 3.0V	Iон = – 6mA	2.4	_	
			Iон = – 12mA	2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IOL = 0.1mA	_	0.2	V
		Vcc = 2.3V	Iol = 4mA	—	0.4	
			IOL = 6mA	—	0.55	
		Vcc = 2.7V	Iol = 4mA	_	0.4	
			Iol = 8mA	_	0.6	
		Vcc = 3.0V	Iol = 6mA	—	0.55	7
			Iol = 12mA	_	0.8	1

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = − 40°C to + 85°C.

OPERATING CHARACTERISTICS, $T_A = 25^{\circ}C$

			$Vcc = 2.5V \pm 0.2V$	$Vcc = 3.3V \pm 0.3V$	
Symbol	Parameter	Test Conditions	Typical	Typical	Unit
Cpd	Power Dissipation Capacitance	CL = 0pF, f = 10Mhz	—	_	рF
	Outputs enabled				р
Cpd	Power Dissipation Capacitance		_	_	ρF
	Outputs disabled				μr

IDT74ALVCHR16270 3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER

SWITCHING CHARACTERISTICS (1)

		Vcc = 2.	5V ± 0.2V	Vcc =	= 2.7V	Vcc = 3.3	3V ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t PLH	Propagation Delay	2.5	6.9	—	6.4	1.7	5.6	ns
t PHL	CLK to xBx							
t PLH	Propagation Delay	2.2	6.4	—	6	1.6	5.2	ns
t PHL	CLK to Ax							
t PLH	Propagation Delay	2.4	7.2	—	7	1.6	6	ns
t PHL	SEL to Ax							
t PZH	Output Enable Time	2.1	7.9	—	7.4	1.6	6.5	ns
tpzl	CLK to Ax or Bx							
t PHZ	Output Disable Time	3	7.8	—	7.1	1.7	6.2	ns
tplz	CLK to Ax or Bx							
tsu	Setup Time, Ax data before CLK↑	4.1	—	3.8	—	3.1	—	ns
tsu	Setup Time, Bx data before CLK↑	0.9	—	1.2	—	0.9	_	ns
tsu	Setup Time, CLKENA1 or CLKENA2 before CLK↑	3.5	_	3.2	_	2.7	-	ns
tsu	Setup Time, CLKEN1B or CLKEN2B before CLK1	3.4	_	3	_	2.6	_	ns
tsu	Setup Time, OEB or OEA before CLK↑	4.4	_	3.9	_	3.2	_	ns
tн	Hold Time, Ax data after CLK↑	0	_	0	_	0.2	_	ns
tн	Hold Time, Bx data after CLK↑	1.4	_	1	_	1.7	_	ns
tн	Hold Time, CLKENA1 or CLKENA2 after CLK↑	0	_	0.1	_	0.3	_	ns
tн	Hold Time, CLKEN1B or CLKEN2B after CLK↑	0	_	0	_	0.6	_	ns
tн	Hold Time, OEB or OEA after CLK↑	0	_	0	_	0.1	_	ns
tw	Pulse Width, CLK HIGH or LOW	3.3	_	3.3	_	3.3	_	ns
tsк(o)	Output Skew ⁽²⁾	_	_	_	_	_	500	ps

NOTES:

1. See test circuits and waveforms. $T_A = -40^{\circ}C$ to $+85^{\circ}C$.

2. Skew between any two outputs of the same package and switching in the same direction.


IDT74ALVCHR16270 3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER

TEST CIRCUITS AND WAVEFORMS:

TEST CONDITIONS

Symbol	Vcc ⁽¹⁾ = 3.3V±0.3V	Vcc ⁽¹⁾ = 2.7V	Vcc ⁽²⁾ = 2.5V±0.2V	Unit
Vload	6	6	2 x Vcc	V
Vih	2.7	2.7	Vcc	V
VT	1.5	1.5	Vcc/2	V
Vlz	300	300	150	mV
Vhz	300	300	150	mV
CL	50	50	30	pF
				NEW16link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

Generator.

CL= Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse


NOTES:

- 1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

Test	Switch
Open Drain	VLOAD
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open
	NEW16link


OUTPUT SKEW - TSK (x)



tSK(x) = tPLH2 - tPLH1 or tPHL2 - tPHL1


NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




PROPAGATION DELAY

FNABLE AND DISABLE TIMES




1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES




PULSE WIDTH



ALVC Link

ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2. The IDT logo is a registered trademark of Integrated Device Technology, Inc.