

## 54ABT/74ABT377C

### Octal D-Type Flip-Flop with Clock Enable

#### General Description

The 'ABT377C has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable ( $\overline{CE}$ ) is LOW.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The  $\overline{CE}$  input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.

#### Features


- Clock enable for address and data synchronization applications

- Eight edge-triggered D flip-flops
- Buffered common clock
- See 'ABT273C for master reset version
- See 'ABT373C for transparent latch version
- See 'ABT374C for TRI-STATE® version
- Output sink capability of 64 mA, source capability of 32 mA
- Guaranteed 2000V minimum ESD protection
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability
- Disable time less than enable time to avoid bus contention

**Ordering Code:** See Section 10


#### Connection Diagrams

Pin Assignment for  
DIP, SOIC SSOP and Flatpak



TL/F/11550-1

Pin Assignment  
for LCC



TL/F/11550-2

Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
$\overline{CE}$	Clock Enable (Active LOW)
CP	Clock Pulse Input
Q <sub>0</sub> -Q <sub>7</sub>	Data Outputs


# Truth Table

Mode Select-Function Table

Operating Mode	Inputs			Output
	CP	$\overline{CE}$	$D_n$	$Q_n$
Load "1"	↗	1	h	H
Load "0"	↗	1	l	L
Hold (Do Nothing)	↗ X	h H	X X	No Change No Change

H = HIGH Voltage Level  
 h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition  
 L = LOW Voltage Level  
 l = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition  
 X = Immaterial  
 ↗ = LOW-to-HIGH Clock Transition

# Logic Diagram



TL/F/11550-3

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	
Ceramic	-55°C to +175°C
Plastic	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Any Output in the Disabled or Power-Off State in the HIGH State	-0.5V to +4.75V -0.5V to V <sub>CC</sub>
Current Applied to Output in LOW State (Max)	Twice the rated I <sub>OL</sub> (mA)

ESD Last Passing Voltage (Min)	2000V
DC Latchup Source Current	-500 mA
Over Voltage Latchup	V <sub>CC</sub> + 4.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

## Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	-40°C to +85°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V
Minimum Input Edge Rate	(ΔV/Δt)
Data Input	50 mV/ns
Enable Input	20 mV/ns

## DC Electrical Characteristics

Symbol	Parameter	ABT377C			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	54ABT/74ABT 54ABT 74ABT	2.5 2.0 2.0		V	Min	I <sub>OH</sub> = -3 mA I <sub>OH</sub> = -24 mA I <sub>OH</sub> = -32 mA
V <sub>OL</sub>	Output LOW Voltage	54ABT 74ABT		0.55 0.55	V	Min	I <sub>OL</sub> = 48 mA I <sub>OL</sub> = 64 mA
I <sub>IH</sub>	Input HIGH Current			5 5	μA	Max	V <sub>IN</sub> = 2.7V (Note 2) V <sub>IN</sub> = V <sub>CC</sub>
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			7	μA	Max	V <sub>IN</sub> = 7.0V
I <sub>IL</sub>	Input LOW Current			-5 -5	μA	Max	V <sub>IN</sub> = 0.5V (Note 2) V <sub>IN</sub> = 0.0V
V <sub>ID</sub>	Input Leakage Test		4.75		V	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded
I <sub>OS</sub>	Output Short-Circuit Current		-100	-275	mA	Max	V <sub>OUT</sub> = 0.0V
I <sub>CEx</sub>	Output High Leakage Current			50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>CCH</sub>	Power Supply Current			50	μA	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Current			30	mA	Max	All Outputs LOW
I <sub>CCt</sub>	Maximum I <sub>CC</sub> /Input	Outputs Enabled		2.5	mA	Max	V <sub>I</sub> = V <sub>CC</sub> - 2.1V Data Input V <sub>I</sub> = V <sub>CC</sub> - 2.1V All Others at V <sub>CC</sub> or GND
I <sub>CCD</sub>	Dynamic I <sub>CC</sub>	No Load		0.1	mA/ MHz	Max	Outputs Open (Note 1) One bit Toggling, 50% Duty Cycle

**Note 1:** For 8 bits toggling, I<sub>CCD</sub> < 0.5 mA/MHz.

**Note 2:** Guaranteed but not tested.

**AC Electrical Characteristics:** See Section 2 (SOIC package, contact factory for DIP or SSOP)

Symbol	Parameter	74ABTC		54ABTC		74ABTC		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$		$T_A = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = 4.5\text{V to } 5.5\text{V}$ $C_L = 50\text{ pF}$		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ $V_{CC} = 4.5\text{V to } 5.5\text{V}$ $C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Max	Min		
$f_{\text{max}}$	Max Clock Frequency							MHz	
$t_{\text{PLH}}$	Propagation Delay CP to $O_n$	2.2		6.5				ns	2-3, 5
$t_{\text{PHL}}$	Propagation Delay CP to $O_n$	3.1		7.3				ns	2-3, 5

**AC Operating Requirements:** See Section 2 for Waveforms

Symbol	Parameter	74ABTC		54ABTC		74ABTC		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$		$T_A = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = 4.5\text{V to } 5.5\text{V}$ $C_L = 50\text{ pF}$		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ $V_{CC} = 4.5\text{V to } 5.5\text{V}$ $C_L = 50\text{ pF}$			
		Min	Max	Min	Max	Min	Max		
$t_s(\text{H})$	Setup Time, HIGH or LOW $D_n$ to CP	2.0				2.0		ns	2-6
$t_s(\text{L})$	Setup Time, HIGH or LOW $D_n$ to CP	2.0				2.0		ns	2-6
$t_h(\text{H})$	Hold Time, HIGH or LOW $D_n$ to CP	1.8				1.8		ns	2-6
$t_h(\text{L})$	Hold Time, HIGH or LOW $D_n$ to CP	1.8				1.8		ns	2-6
$t_s(\text{H})$	Setup Time, HIGH or LOW $\overline{CE}$ to CP	3.0				3.0		ns	2-6
$t_s(\text{L})$	Setup Time, HIGH or LOW $\overline{CE}$ to CP	3.0				3.0		ns	2-6
$t_h(\text{H})$	Hold Time, HIGH or LOW $\overline{CE}$ to CP	1.8				1.8		ns	2-6
$t_h(\text{L})$	Hold Time, HIGH or LOW $\overline{CE}$ to CP	1.8				1.8		ns	2-6
$t_w(\text{H})$	Pulse Width, CP, HIGH or LOW	3.3				3.3		ns	2-3
$t_w(\text{L})$	Pulse Width, CP, HIGH or LOW	3.3				3.3		ns	2-3

**Capacitance** (SOIC package, contact factory for DIP or SSOP) (Note 3)

Symbol	Parameter	Typ	Units	Conditions
$C_{\text{IN}}$	Input Capacitance	5	pF	$V_{CC} = 0\text{V}, T_A = 25^\circ\text{C}$
$C_{\text{OUT}}$ (Note 1)	Output Capacitance	9	pF	$V_{CC} = 5.0\text{V}$

**Note 1:**  $C_{\text{OUT}}$  is measured at frequency  $f = 1\text{ MHz}$ , per MIL-STD-883B, Method 3012.