

# P54/74FCT139/A/C (P54/74PCT139/A/C) HIGH-SPEED DUAL 1-OF-4 DECODER



## FEATURES

- Function, Pinout, and Drive Compatible with the FCT and F Logic
- FCT-C speed at 4.8ns max. (Com'I)  
FCT-A speed at 5.9ns max. (Com'I)
- CMOS  $V_{OH}$  Levels for Low Power Consumption — Typically 1/3 of FAST Bipolar Logic
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V
- Inputs and Outputs Interface Directly with TTL, NMOS, and CMOS Devices
- Outputs Meet Levels Required for CMOS Static RAM Low Power Standby Mode
- 64 mA Sink Current (Com'I), 48 mA (MII)  
15 mA Source Current (Com'I), 12 mA (MII)
- Dual 1-of-4 Decoder with Enable
- Manufactured In 0.8 micron PACE Technology™



## DESCRIPTION

The 'FCT139 are dual 1-of-4 decoder which has two independent decoders, each of which accept two binary weighted inputs ( $A_0-A_1$ ) and provide four mutual exclusive active LOW outputs ( $\bar{O}_0-\bar{O}_3$ ). Each decoder has an active LOW enable ( $\bar{E}$ ). When  $\bar{E}$  is HIGH, all outputs are forced HIGH.


The 'FCT139 is manufactured using PACE Technology™ which is Performance Advanced CMOS Engineered to

use 0.8 micron effective channel lengths giving 500 picoseconds loaded\* internal gate delays. PACE Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection, single event upset protection, and is supported by a Class 1 environment volume production facility.


\*For a fan-in/fan-out of 4, at 85°C junction temperature and 5.0V.



## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



9

### ABSOLUTE MAXIMUM RATINGS<sup>1,2</sup>

Symbol	Parameter	Value	Unit
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Ambient Temperature Under Bias	-65 to +135	°C
V <sub>CC</sub>	V <sub>CC</sub> Potential to Ground	-0.5 to +7.0	V
I <sub>IN</sub>	Input Current	-30 to +5.0	mA

**Notes:**

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
I <sub>OUTPUT</sub>	Current Applied to Output	120	mA
V <sub>IN</sub>	Input Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>OUT</sub>	Voltage Applied to Output	-0.5 to V <sub>CC</sub> + 0.5	V

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground.

### RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

Supply Voltage (V <sub>CC</sub> )	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol	Parameter	Min	Typ <sup>1</sup>	Max	Units	V <sub>CC</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage	2.0			V			
V <sub>IL</sub>	Input LOW Voltage			0.8	V			
V <sub>H</sub>	Hysteresis		0.35		V		All inputs	
V <sub>CD</sub>	Input Clamp Diode Voltage		-0.7	-1.2	V	MIN	I <sub>IN</sub> = -18mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = 0.2V, or V <sub>CC</sub> - 0.2V	V <sub>CC</sub> - 0.2	V <sub>CC</sub>	V		I <sub>OH</sub> = -32μA	
		Military/Commercial (CMOS)	V <sub>CC</sub> - 0.2	V <sub>CC</sub>	V	MIN	I <sub>OH</sub> = -300μA	
		Military (TTL)	2.4	4.3	V	MIN	I <sub>OH</sub> = -12mA	
		Commercial (TTL)	2.4	4.3	V	MIN	I <sub>OH</sub> = -15mA	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = 0.2V, or V <sub>CC</sub> - 0.2V		GND	0.2	V	I <sub>OL</sub> = 300μA	
		Military/Commercial (CMOS) <sup>3</sup>		GND	0.2	V	MIN	I <sub>OL</sub> = 300μA
		Military (TTL)		0.3	0.5	V	MIN	I <sub>OL</sub> = 32mA
		Commercial (TTL)		0.3	0.5	V	MIN	I <sub>OL</sub> = 48mA
		Commercial (TTL)		0.3	0.5	V	MIN	I <sub>OL</sub> = 64mA
I <sub>IH</sub>	Input HIGH Current			5	μA	MAX	V <sub>IN</sub> = V <sub>CC</sub>	
I <sub>IL</sub>	Input LOW Current			-5	μA	MAX	V <sub>IN</sub> = GND	
I <sub>IH</sub>	Input HIGH Current <sup>3</sup>			5	μA	MAX	V <sub>OUT</sub> = 2.7V	
I <sub>IL</sub>	Input LOW Current <sup>3</sup>			-5	μA	MAX	V <sub>OUT</sub> = 0.5V	
I <sub>OS</sub>	Output Short Circuit Current <sup>2</sup>	-60	-120		mA	MAX	V <sub>OUT</sub> = 0.0V	
C <sub>IN</sub>	Input Capacitance <sup>3</sup>		5	10	pF		All inputs	
C <sub>OUT</sub>	Output Capacitance <sup>3</sup>		9	12	pF		All outputs	

**Notes:**

1. Typical limits are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = +25°C ambient.  
 2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.  
 3. This parameter is guaranteed but not tested.

**DC CHARACTERISTICS** (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ <sup>1</sup>	Max	Units	Conditions
$I_{CC}$	Quiescent Power Supply Current (CMOS inputs)	0.003	0.5	mA	$V_{CC} = \text{MAX}$ , $f_1 = 0$ , Outputs Open, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
$\Delta I_{CC}$	Quiescent Power Supply Current (TTL inputs)	0.5	2.0	mA	$V_{CC} = \text{MAX}$ , $V_{IN} = 3.4V^2$ , $f_1 = 0$ , Outputs Open
$I_{CCD}$	Dynamic Power Supply Current <sup>3</sup>	0.15	0.3	mA/ mHz	$V_{CC} = \text{MAX}$ , One Input Toggling, 50% Duty Cycle, Outputs Open, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
$I_C$	Total Power Supply Current <sup>5</sup>	1.7	4.5	mA	$V_{CC} = \text{MAX}$ , $f_1 = 10$ MHz, 50% Duty Cycle, Outputs Open, One Input Toggling, and $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		2.0	5.5	mA	$V_{CC} = \text{MAX}$ , $f_1 = 10$ MHz, 50% Duty Cycle, Outputs Open, One Input Toggling, and $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$
		3.2	7.5	mA	$V_{CC} = \text{MAX}$ , $f_1 = 10$ MHz, 50% Duty Cycle, Outputs Open, One Input Toggling on Each Decoder, and $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		3.7	9.5	mA	$V_{CC} = \text{MAX}$ , $f_1 = 10$ MHz, 50% Duty Cycle, Outputs Open, One Input Toggling on Each Decoder, and $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$

**Notes:**

- Typical values are at  $V_{CC} = 5.0V$ , +25°C ambient and maximum loading.
- Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_1/2 + f_1 N_1)$   
 $I_{CC}$  = Quiescent Current with CMOS input levels

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input  
( $V_{IN} = 3.4V$ )

$D_H$  = Duty Cycle for TTL Inputs High

$N_T$  = Number of TTL Inputs at  $D_H$

$I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

$f_0$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)

$f_1$  = Input Frequency

$N_1$  = Number of Inputs at  $f_1$

All currents are in milliamps and all frequencies are in megahertz.

1810 Tbl 06

9

**TRUTH TABLE**

Inputs			Outputs			
$\bar{E}$	$A_0$	$A_1$	$\bar{O}_0$	$\bar{O}_1$	$\bar{O}_2$	$\bar{O}_3$
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	H	L	H	L	H	H
L	L	H	H	H	L	H
L	H	H	H	H	H	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

1810 Tbl 07



### AC CHARACTERISTICS

Sym	Parameter	'FCT139				'FCT139A				'FCT139C				Units	Fig. No.
		MIL		COM'L		MIL		COM'L		MIL		COM'L			
		Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.		
$t_{PLH}$ $t_{PHL}$	Prop Delay $A_0$ or $A_1$ to $\bar{O}_n$	1.5	12.0	1.5	9.0	1.5	7.8	1.5	5.9	1.5	6.6	1.5	4.8	ns	1, 5
$t_{PLH}$ $t_{PHL}$	Prop Delay $\bar{E}_1$ or $\bar{E}_2$ to $\bar{O}_n$	1.5	9.0	1.5	8.0	1.5	7.2	1.5	5.5	1.5	6.2	1.5	5.0	ns	1, 5

1810 TR 09

**Note:**


1. Minimum limits are guaranteed but not tested on Propagation Delays.

### DEFINITION OF FUNCTIONAL TERMS

Pin Names	Description
$A_0, A_1$	Address Inputs
$\bar{E}_a, \bar{E}_b$	Enable Inputs (Active LOW)
$\bar{O}_0 - \bar{O}_3$	Outputs (Active LOW)

1810 TR 09

### ORDERING INFORMATION



1810 03