


SN54LVCH244A, SN74LVCH244A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCES009G – JULY 1995 - REVISED JUNE 1998

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Power Off Disables Outputs, Permitting Live Insertion**
- **Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Package, Ceramic Chip Carriers (FK), and DIPs (J)**

SN54LVCH244A . . . J OR W PACKAGE
SN74LVCH244A . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVCH244A . . . FK PACKAGE
(TOP VIEW)



description

The SN54LVCH244A octal buffer/line driver is designed for 2.7-V to 3.6-V V_{CC} operation and the SN74LVCH244A octal buffer/line driver is designed for 1.65-V to 3.6-V V_{CC} operation.

These devices are organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, these devices pass data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVCH244A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVCH244A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1998, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54LVCH244A, SN74LVCH244A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
 SCES009G – JULY 1995 – REVISED JUNE 1998

FUNCTION TABLE
 (each buffer)


INPUTS		OUTPUT Y
\overline{OE}	A	
L	H	H
L	L	L
H	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVCH244A, SN74LVCH244A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCES009G – JULY 1995 - REVISED JUNE 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Continuous output current, I_O	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of V_{CC} is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVCH244A		SN74LVCH244A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	Operating	2	3.6	1.65	3.6	V
	Data retention only	1.5		1.5		
V_{IH} High-level input voltage	$V_{CC} = 1.65$ V to 1.95 V			$0.65 \times V_{CC}$		V
	$V_{CC} = 2.3$ V to 2.7 V			1.7		
	$V_{CC} = 2.7$ V to 3.6 V	2		2		
V_{IL} Low-level input voltage	$V_{CC} = 1.65$ V to 1.95 V			$0.35 \times V_{CC}$		V
	$V_{CC} = 2.3$ V to 2.7 V			0.7		
	$V_{CC} = 2.7$ V to 3.6 V		0.8	0.8		
V_I Input voltage		0	5.5	0	5.5	V
V_O Output voltage	High or low state	0	V_{CC}	0	V_{CC}	V
	3 state	0	5.5	0	5.5	
I_{OH} High-level output current	$V_{CC} = 1.65$ V				–4	mA
	$V_{CC} = 2.3$ V				–8	
	$V_{CC} = 2.7$ V		–12		–12	
	$V_{CC} = 3$ V		–24		–24	
I_{OL} Low-level output current	$V_{CC} = 1.65$ V				4	mA
	$V_{CC} = 2.3$ V				8	
	$V_{CC} = 2.7$ V		12		12	
	$V_{CC} = 3$ V		24		24	
$\Delta t/\Delta v$ Input transition rise or fall rate		0	10	0	10	ns/V
T_A Operating free-air temperature		–55	125	–40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN54LVCH244A, SN74LVCH244A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCES009G – JULY 1995 - REVISED JUNE 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVCH244A			SN74LVCH244A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	I _{OH} = -100 μA	1.65 V to 3.6 V				V _{CC} -0.2			V
		2.7 V to 3.6 V	V _{CC} -0.2						
	I _{OH} = -4 mA	1.65 V				1.2			
	I _{OH} = -8 mA	2.3 V				1.7			
	I _{OH} = -12 mA	2.7 V	2.2			2.2			
		3 V	2.4			2.4			
I _{OH} = -24 mA	3 V	2.2			2.2				
V _{OL}	I _{OL} = 100 μA	1.65 V to 3.6 V				0.2			V
		2.7 V to 3.6 V	0.2						
	I _{OL} = 4 mA	1.65 V				0.45			
	I _{OL} = 8 mA	2.3 V				0.7			
	I _{OL} = 12 mA	2.7 V	0.4			0.4			
3 V		0.55			0.55				
I _I	V _I = 0 to 5.5 V	3.6 V	±5			±5			μA
I _{off}	V _I or V _O = 5.5 V	0				±10			μA
I _I (hold)	V _I = 0.58 V	1.65 V				‡			μA
	V _I = 1.07 V					‡			
	V _I = 0.7 V	2.3 V				45			
	V _I = 1.7 V					-45			
I _I (hold)	V _I = 0.8 V	3 V	75			75			μA
	V _I = 2 V		-75			-75			
	V _I = 0 to 3.6 V§	3.6 V	±500			±500			
I _{OZ}	V _O = 0 to 5.5 V	3.6 V	±15			±10			μA
I _{CC}	V _I = V _{CC} or GND	3.6 V	10			10			μA
	3.6 V ≤ V _I ≤ 5.5 V¶		10			10			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND	3.3 V	4 12			4			pF
C _o	V _O = V _{CC} or GND	3.3 V	5.5 12			5.5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This information was not available at the time of publication.

§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

¶ This applies in the disabled state only.



SN54LVCH244A, SN74LVCH244A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCES009G – JULY 1995 - REVISED JUNE 1998

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVCH244A				UNIT
			V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		
			MIN	MAX	MIN	MAX	
t _{pd}	A	Y	7.5		1	6.5	ns
t _{en}	\overline{OE}	Y	9		1	8	ns
t _{dis}	\overline{OE}	Y	8		1	7	ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LVCH244A								UNIT
			V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y	†	†	†	†	6.9		1.5	5.9	ns
t _{en}	\overline{OE}	Y	†	†	†	†	8.6		1	7.6	ns
t _{dis}	\overline{OE}	Y	†	†	†	†	6.8		1.5	5.8	ns

† This information was not available at the time of publication.

operating characteristics, T_A = 25°C

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
				TYP	TYP	TYP	
C _{pd}	Power dissipation capacitance per buffer/driver	Outputs enabled	f = 10 MHz	†	†	47	pF
		Outputs disabled		†	†	2	


† This information was not available at the time of publication.



SN54LVCH244A, SN74LVCH244A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS





SCES009G – JULY 1995 - REVISED JUNE 1998

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 1.8\text{ V} \pm 0.15\text{ V}$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	Open




- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	2 $\times V_{CC}$
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
 PULSE DURATION



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES


- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN54LVCH244A, SN74LVCH244A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


SCES009G – JULY 1995 - REVISED JUNE 1998

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

SEARCH[ADVANCED SEARCH](#)**TECH SUPPORT****KNOWLEDGEBASE****myWORKSPACE****TI&ME**[HOME](#)[COMPANY INFORMATION](#)[EMPLOYMENT](#)[TI GLOBAL](#)[CONTACT US](#)[SITE MAP](#)

PRODUCT FOLDER | PRODUCT INFO:

[PRICING/AVAILABILITY](#) | [APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)PRODUCT SUPPORT: [TRAINING](#)

SN54LVCH244A, Octal Buffer/Driver With 3-State Outputs

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54LVCH244A	SN74LVCH244A
Voltage Nodes (V)	3.3, 2.7, 2.5, 1.8	3.3, 2.7, 2.5, 1.8
Vcc range (V)	2.0 to 3.6	2.0 to 3.6
Input Level	TTL/CMOS	TTL/CMOS
Output Level	LVTTTL	LVTTTL
Output Drive (mA)		-24/24
tpd(max) (ns)		6.5
Static Current		0.01

TECHNICAL DOCUMENTS[▲ Back to Top](#)To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

APPLICATION NOTES[▲ Back to Top](#)View Application Reports for [Digital Logic](#)

- [Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs](#) (SCBA012A - Updated: 08/01/1997)
- [CMOS Power Consumption and CPD Calculation](#) (SCAA035B - Updated: 06/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Implications of Slow or Floating CMOS Inputs](#) (SCBA004C - Updated: 02/01/1998)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [LVC Characterization Information](#) (SCBA011 - Updated: 12/01/1996)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)
- [Low Voltage Logic Families](#) (SCVAE01A - Updated: 06/01/1998)
- [Low-Voltage Logic \(LVC\) Designer's Guide](#) (SCBA010 - Updated: 09/01/1996)
- [Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices](#) (SCEA005 - Updated: 12/01/1997)
- [Texas Instruments Voltage-Level-Translation Devices](#) (SCEA021 - Updated: 02/15/2001)
- [Timing Differences of 10-pF Versus 50pF Loading](#) (SCEA004 - Updated: 11/01/1996)
- [Understanding Advanced Bus-Interface Products Design Guide](#) (SCAA029, 253 KB - Updated: 05/01/1996)

RELATED DOCUMENTS[▲ Back to Top](#)

- [Advanced Bus Interface Logic Selection Guide](#) (SCYT126, 448 KB - Updated: 01/09/2001)
- [Documentation Rules \(SAP\) And Ordering Information](#) (SZZU001B, 13 KB - Updated: 05/06/1999)
- [Logic Selection Guide First Half 2001](#) (SDYU0010, 4573 KB - Updated: 11/08/2000)
- [MicroStar Junior BGA Design Summary](#) (SCET004, 167 KB - Updated: 07/28/2000)
- [More Power In Less Space - Technical Article](#) (SCAU001A, 850 KB - Updated: 03/01/1996)
- [Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet](#) (SDYZ001A, 138 KB - Updated: 07/01/1996)

PRICING/AVAILABILITY[▲ Back to Top](#)

ORDERABLE DEVICE	PACKAGE	PINS	TEMP (°C)	STATUS	BUDGETARY PRICE US\$/UNIT QTY= 1000+	PACK QTY	DSCC NUMBER	PRICING/AVAILABILITY
SNJ54LVCH244AFK	FK	20	-55 TO 125	ACTIVE	11.03	1	5962-9754201Q2A	Check stock or order
SNJ54LVCH244AJ	J	20	-55 TO 125	ACTIVE	7.32	500	5962-9754201QRA	Check stock or order
SNJ54LVCH244AW	W	20	-55 TO 125	ACTIVE	12.78	1	5962-9754201QSA	Check stock or order

View Pricing/Availability for: [SN74LVCH244A](#)

Table Data Updated on: 7/22/2001