

54LS/74LS78

DESCRIPTION

The "78" is a Dual JK Negative Edge-Triggered Flip-Flop featuring individual J, K, Set, common Clock and common Reset inputs. The Set (\bar{S}_D) and Reset (\bar{R}_D) inputs, when LOW, set or reset the outputs as shown in the Truth Table regardless of the levels at the other inputs. A HIGH level on the Clock (CP) input enables the J and K

inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the CP is HIGH and the flip-flop will perform according to the Truth Table as long as minimum setup and hold times are observed. Output state changes are initiated by the HIGH-to-LOW transition of CP.

ORDERING CODE (See Section 9 for further Package and Ordering Information)

PACKAGES	PIN CONF.	COMMERCIAL RANGES $V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$	MILITARY RANGES $V_{CC} = 5V \pm 10\%$; $T_A = -55^\circ C$ to $+125^\circ C$
Plastic DIP	Fig A	N74LS78N	
Ceramic DIP	Fig A	N74LS78F	S54LS78F
Flatpak	Fig A		S54LS78W

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE (a)

PINS		54/74	54H/74H	54S/74S	54LS/74LS
\overline{CP}	Common Clock input $I_{IH} (\mu A)$ $I_{IL} (mA)$				160 -1.6
\overline{RD}	Common Reset input $I_{IH} (\mu A)$ $I_{IL} (mA)$				120 -1.6
\overline{SD}	Set input $I_{IH} (\mu A)$ $I_{IL} (mA)$				60 -0.8
JK	Data inputs $I_{IH} (\mu A)$ $I_{IL} (mA)$				20 -0.4
Q & \overline{Q}	Outputs $I_{OH} (\mu A)$ $I_{OL} (mA)$				-400 4/8 ^(a)


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (b)

PARAMETER	TEST CONDITIONS	54/74		54H/74H		54S/74S		54LS/74LS		UNIT
		Min	Max	Min	Max	Min	Max	Min	Max	
I_{CC}	Supply current	$V_{CC} = \text{Max}, V_{CP} = 0V$							8.0	mA


NOTES

- a. The slashed numbers indicate different parametric values for Military/Commercial temperature ranges respectively.
- b. For family dc characteristics, see inside front cover for 54/74 and 54H/74H and see inside back cover for 54S/74S and 54LS/74LS specification.


LOGIC SYMBOL



PIN CONFIGURATION



LOGIC DIAGRAM



MODE SELECT—TRUTH TABLE

OPERATING MODE	INPUTS					OUTPUTS	
	\bar{S}_D	\bar{R}_D	\bar{C}_P	J	K	Q	\bar{Q}
Asynchronous Set	L	H	X	X	X	H	L
Asynchronous Reset (Clear)	H	L	X	X	X	L	H
Undetermined (C)	L	L	X	X	X	H	H
Toggle	H	H	↓	h	h	\bar{q}	q
Load "0" (Reset)	H	H	↓	l	h	L	H
Load "1" (Set)	H	H	↓	h	l	H	L
Hold "no change"	H	H	↓	l	l	q	\bar{q}

H = HIGH voltage level steady state.
 h = HIGH voltage level one setup time prior to the HIGH to LOW Clock transition.
 L = LOW voltage level steady state.
 l = LOW voltage level one setup time prior to the HIGH to LOW Clock transition.
 q = Lower case letters indicate the state of the referenced output prior to the HIGH to LOW Clock transition.
 X = Don't care.

AC CHARACTERISTICS $T_A = 25^\circ\text{C}$ (See Section 4 for Waveforms and Conditions)

PARAMETER	TEST CONDITIONS	54/74		54H/74H		54S/74S		54LS/74LS		UNIT
								$C_L = 15\text{pF}$ $R_L = 2\text{k}\Omega$		
		Min	Max	Min	Max	Min	Max	Min	Max	
f_{MAX}	Maximum Clock frequency							30		MHz
t_{PLH} t_{PHL}	Propagation delay Clock to output								20 30	ns ns
t_{PLH} t_{PHL}	Propagation delay \bar{S}_D or \bar{R}_D to output								20 30	ns ns

AC SET-UP REQUIREMENTS: $T_A = 25^\circ\text{C}$ (See Section 4 for Waveforms and Conditions)

PARAMETER	TEST CONDITIONS	54/74		54H/74H		54S/74S		54LS/74LS		UNIT
		Min	Max	Min	Max	Min	Max	Min	Max	
$t_{w(H)}$	Clock pulse width (HIGH)							20		ns
$t_{w(L)}$	Clock pulse width (LOW)							13		ns
$t_{w(L)}$	Set or Reset pulse width (LOW)							25		ns
t_s	Setup time J or K to Clock							20		ns
t_h	Hold time J or K to Clock							0		ns

NOTE

c. Both outputs will be HIGH while both \bar{S}_D and \bar{R}_D are LOW, but the output states are unpredictable if \bar{S}_D and \bar{R}_D go HIGH simultaneously.