

TC74LVX00F/FN/FS

QUAD 2-INPUT NAND GATE

The TC74LVX00 is a high speed CMOS 2-INPUT NAND GATE fabricated with silicon gate C²MOS technology. Designed for use in 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation.

This device is suitable for low voltage and battery operated systems.


The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output.

An input protection circuit ensures that 0 to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

FEATURES


- High speed : $t_{pd} = 4.1\text{ns}$ (Typ.) ($V_{CC} = 3.3\text{V}$)
- Low power dissipation : $I_{CC} = 2\mu\text{A}$ (Max.) ($T_a = 25^\circ\text{C}$)
- Input voltage level : $V_{IL} = 0.8\text{V}$ (Max.) ($V_{CC} = 3\text{V}$)
 $V_{IH} = 2.0\text{V}$ (Min.) ($V_{CC} = 3\text{V}$)
- Power down protection is provided on all inputs.
- Balanced propagation delays : $t_{PLH} = t_{PHL}$
- Low noise : $V_{OLP} = 0.5\text{V}$ (Max.)
- Pin and function compatible with 74HC00

TC74LVX00F




SOP14-P-300

TC74LVX00FN



SOL14-P-150


TC74LVX00FS



SSOP14-P-225

Weight SOP14-P-300 : 0.18g (Typ.)
 SOL14-P-150 : 0.12g (Typ.)
 SSOP14-P-225 : 0.07g (Typ.)


PIN ASSIGNMENT



TRUTH TABLE

INPUT		OUTPUT
A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

IEC LOGIC SYMBOL



MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage Range	V _{CC}	-0.5~7.0	V
DC Input Voltage	V _{IN}	-0.5~7.0	V
DC Output Voltage	V _{OUT}	-0.5~V _{CC} +0.5	V
Input Diode Current	I _{IK}	-20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±25	mA
DC V _{CC} /Ground Current	I _{CC}	±50	mA
Power Dissipation	P _D	180	mW
Storage Temperature	T _{stg}	-65~150	°C
Lead Temperature 10s	T _L	300	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V _{CC}	2.0~3.6	V
Input Voltage	V _{IN}	0~5.5	V
Output Voltage	V _{OUT}	0~V _{CC}	V
Operating Temperature	T _{opr}	-40~85	°C
Input Rise And Fall Time	d _t /d _v	0~100	ns/V

ELECTRICAL CHARACTERISTICS

DC characteristics

PARAMETER	SYM-BOL	TEST CONDITION	V _{CC} (V)	Ta = 25°C			Ta = - 40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
Input Voltage	"H" Level	V _{IH}		2.0	1.5	—	—	1.5	—	V
				3.0	2.0	—	—	2.0	—	
				3.6	2.4	—	—	2.4	—	
	"L" Level	V _{IL}		2.0	—	—	0.5	—	0.5	
				3.0	—	—	0.8	—	0.8	
				3.6	—	—	0.8	—	0.8	
Output Voltage	"H" Level	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = - 50μA	2.0	1.9	2.0	—	1.9	V
				I _{OH} = - 50μA	3.0	2.9	3.0	—	2.9	
				I _{OH} = - 4mA	3.0	2.58	—	—	2.48	
	"L" Level	V _{OL}	V _{IN} = V _{IH}	I _{OL} = 50μA	2.0	—	0.0	0.1	—	
				I _{OL} = 50μA	3.0	—	0.0	0.1	—	
				I _{OL} = 4mA	3.0	—	—	0.36	—	
Input Leakage Current	I _{IN}	V _{IN} = 5.5V or GND		3.6	—	—	± 0.1	—	± 1.0	μA
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND		3.6	—	—	2.0	—	20.0	μA

AC characteristics (Input t_r = t_f = 3ns)

PARAMETER	SYM-BOL	TEST CONDITION	V _{CC} (V)	C _L (pF)	Ta = 25°C			Ta = - 40~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Propagation Delay Time	t _{pLH} t _{pHL}	(Note 1)	2.7	15	—	5.4	10.1	1.0	12.5	ns
				50	—	7.9	13.6	1.0	16.0	
			3.3 ± 0.3	15	—	4.1	6.2	1.0	7.5	
				50	—	6.6	9.7	1.0	11.0	
Output To Output Skew	t _{osLH} t _{osHL}	(Note 1)	2.7	50	—	—	1.5	—	1.5	ns
			3.3 ± 0.3	50	—	—	1.5	—	1.5	
Input Capacitance	C _{IN}	(Note 2)		—	4	10	—	—	10	pF
Power Dissipation Capacitance	C _{PD}	(Note 3)		—	19	—	—	—	—	pF

(Note 1) Parameter guaranteed by design.

(t_{osLH} = |t_{pLHm} - t_{pLhn}|, t_{osHL} = |t_{pHLm} - t_{pHln}|)

(Note 2) Parameter guaranteed by design.

(Note 3) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption.

Average operating current can be obtained by the equation :

$$I_{CC(\text{opr.})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 \text{ (per Gate)}$$

Noise characteristics ($T_a = 25^\circ\text{C}$, Input $t_r = t_f = 3\text{ns}$, $C_L = 50\text{pF}$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC} (V)	TYP.	LIMIT	UNIT
Quiet Output Maximum Dynamic V _{OOL}	V _{OLP}		3.3	0.3	0.5	V
Quiet Output Minimum Dynamic V _{OOL}	V _{OLV}		3.3	-0.3	-0.5	V
Minimum High Level Dynamic Input Voltage	V _{IHD}		3.3	—	2.0	V
Maximum Low Level Dynamic Input Voltage	V _{ILD}		3.3	—	0.8	V

INPUT EQUIVALENT CIRCUIT

