


2.5-V/3.3-V LOW-VOLTAGE, HIGH-BANDWIDTH FET BUS SWITCH

SCDS114A – DECEMBER 2002 – REVISED DECEMBER 2002

- Low and Flat On-State Resistance (r_{on}) Characteristics Over Operating Range ($r_{on} = 3 \Omega$ Typical)
- 0- to 5-V Rail-to-Rail Switching on Data I/O Ports
- V_{CC} Operating Range From 2.3 V to 3.6 V
- TTL- and LVTTTL-Compatible Data I/O Ports
- LVTTTL-Compatible Control Inputs
- Bidirectional Data Flow With Near-Zero Propagation Delay
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion ($C_{iO} = 4$ pF Typical)
- Fast Switching Speeds ($f_{OE} = 20$ MHz Max)
- High-Bandwidth Data Path (Up To 533 MHz)
- Low Power Consumption ($I_{CC} = 1$ mA Typical)
- I_{off} on A and B Port for Partial-Power-Down Operation
- Data and Control Inputs Provide Undershoot Clamp Diodes
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: PCI Hot Plug, Hot Docking, Memory Interleaving, Bus Isolation, and Low-Distortion Signal Gating

DBQ, DGV, DW, OR PW PACKAGE
(TOP VIEW)

description/ordering information

ORDERING INFORMATION

T _A	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	QSOP – DBQ	Tape and reel	SN74CB3Q3384DBQR	CB3Q3384
	SOIC – DW	Tube	SN74CB3Q3384DW	CB3Q3384
		Tape and reel	SN74CB3Q3384DWR	
	TSSOP – PW	Tape and reel	SN74CB3Q3384PWR	BU384
TVSOP – DGV	Tape and reel	SN74CB3Q3384DGV	BU384	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

SN74CB3Q3384

10-BIT SWITCH

2.5-V/3.3-V LOW-VOLTAGE, HIGH-BANDWIDTH FET BUS SWITCH

SCDS114A – DECEMBER 2002 – REVISED DECEMBER 2002

description/ordering information (continued)

Texas Instruments bus switches provide high-performance, low-power replacements for standard bus-interface devices when signal buffering (current drive) is not required. The CB3Q family of high-bandwidth bus switches offers low and flat on-state resistance (r_{ON}), 0- to 5-V rail-to-rail switching on the data input/output (I/O) ports, and low data I/O capacitance (C_{iO}) to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the CB3Q family provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

The SN74CB3Q3384 is a 10-bit FET bus switch organized as two 5-bit switches with separate output-enable (\overline{OE}) inputs. Each 5-bit switch is enabled when the associated \overline{OE} input is low, allowing bidirectional data flow between ports A and B. Each 5-bit switch is disabled when the associated \overline{OE} input is high, producing a high-impedance state between ports A and B. The very low r_{ON} of the switch allows connections to be made with minimal propagation delay.


This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry prevents damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE
(each 5-bit bus switch)

INPUTS		INPUTS/OUTPUTS	
$\overline{1OE}$	$\overline{2OE}$	1A1–1A5	2A1–2A5
L	L	1A1–1A5	2A1–2A5
L	H	1A1–1A5	Z
H	L	Z	2A1–2A5
H	H	Z	Z

logic diagram (positive logic)



SN74CB3Q3384

10-BIT SWITCH

2.5-V/3.3-V LOW-VOLTAGE, HIGH-BANDWIDTH FET BUS SWITCH

SCDS114A – DECEMBER 2002 – REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V_{IK}		$V_{CC} = 3.6\text{ V}$,	$I_I = -18\text{ mA}$			-1.8	V
I_{IN}	Control inputs	$V_{CC} = 3.6\text{ V}$,	$V_{IN} = 5.5\text{ V}$ or GND			±1	μA
$I_{OZ}‡$		$V_{CC} = 3.6\text{ V}$,	$V_{I/O} = V_{CC}$ or GND			±1	μA
I_{off}		$V_{CC} = 0$,	$V_{I/O} = 0$ to 5.5 V			±1	μA
I_{CC}		$V_{CC} = 3.6\text{ V}$,	$I_{I/O} = 0$, $V_{IN} = V_{CC}$ or GND		1	2	mA
$\Delta I_{CC}§$	Control inputs	$V_{CC} = 3.6\text{ V}$,	One input at 3 V, Other inputs at V_{CC} or GND			30	μA
$I_{CCD}¶$		$V_{CC} = 3.6\text{ V}$, A and B pins open, Per OE control input switching at 50% duty cycle			0.15	0.25	mA/ MHz
C_{in}	Control inputs	$V_{IN} = 5.5\text{ V}$, 3.3 V, or 0,	$V_{CC} = 3.3\text{ V}$		3	4	pF
$C_{io(OFF)}$		$V_{I/O} = 5.5\text{ V}$, 3.3 V, or 0,	$V_{CC} = 3.3\text{ V}$, Switch off, $\overline{OE} = V_{CC}$		4	5.5	pF
$C_{io(ON)}$		$V_{I/O} = 5.5\text{ V}$, 3.3 V, or 0,	$V_{CC} = 3.3\text{ V}$, Switch on, $\overline{OE} = \text{GND}$		8	11	pF
$r_{on}^\#$	$V_{CC} = 2.3\text{ V}$, TYP at $V_{CC} = 2.5\text{ V}$	$V_I = 0$,	$I_O = 30\text{ mA}$		3	8	Ω
		$V_I = 1.7\text{ V}$,	$I_O = -15\text{ mA}$		3.5	9	
	$V_{CC} = 3\text{ V}$	$V_I = 0$,	$I_O = 30\text{ mA}$		3	6	
		$V_I = 2.4\text{ V}$,	$I_O = -15\text{ mA}$		3.5	8	

V_{IN} and I_{IN} refer to control inputs. V_I , V_O , I_I , and I_O refer to data pins.

† All typical values are at $V_{CC} = 3.3\text{ V}$ (unless otherwise noted), $T_A = 25^\circ\text{C}$.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

¶ This parameter specifies the dynamic power-supply current associated with the operating frequency of a single OE control input. The total I_{CC} can be calculated with the following formula: Total $I_{CC} = I_{CC} + (I_{CCD} \times 1\text{OE frequency}) + (I_{CCD} \times 2\text{OE frequency})$.

Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$		$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	
$f_{OE} $	\overline{OE}	A or B		10		20	MHz
t_{pd}^*	A or B	B or A		0.15		0.25	ns
t_{en}	\overline{OE}	A or B	1.5	7.2	1.5	6	ns
t_{dis}	\overline{OE}	A or B	1.5	6.6	1.5	6.6	ns

|| Maximum toggle frequency for OE control input ($V_O > V_{CC}$, $V_I = 5\text{ V}$, $R_L \geq 1\text{ M}\Omega$, $C_L = 0$)

* The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).




Figure 1. Typical r_{on} vs V_I , $V_{CC} = 3.3\text{ V}$ and $I_O = -15\text{ mA}$









Figure 2. Typical I_{CC} vs \overline{OE} Switching Frequency, $V_{CC} = 3.3\text{ V}$

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND

V_{CC}	C_L	R_L	V_{Δ}
$2.5 \text{ V} \pm 0.2 \text{ V}$	30 pF	500 Ω	0.15 V
$3.3 \text{ V} \pm 0.3 \text{ V}$	50 pF	500 Ω	0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

DGV (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

24 PINS SHOWN




- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
 D. Falls within JEDEC: 24/48 Pins – MO-153
 14/16/20/56 Pins – MO-194

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE


16 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 D. Falls within JEDEC MS-013

DBQ (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 D. Falls within JEDEC MO-137.

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



4040064/F 01/97

- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265