



## GENERAL DESCRIPTION




The ICS8304-01 is a low skew, 1-to-4 Inverting Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8304-01 is characterized at full 3.3V for input VDD, and mixed 3.3V and 2.5V for output operating supply modes (VDDO). Guaranteed output and part-to-part skew characteristics make the ICS8304-01 ideal for those clock distribution applications demanding well defined performance and repeatability.


## FEATURES

- 4 LVC MOS / LV TTL outputs
- Output frequency up to 166MHz
- LVC MOS clock input
- 3.3V input, outputs may be either 3.3V or 2.5V supply modes
- Small 8 lead SOIC package saves board space
- 0°C to 70°C ambient operating temperature
- Industrial temperature version available upon request

## BLOCK DIAGRAM



## PIN ASSIGNMENT



### ICS8304-01

**8-Lead SOIC**  
**3.8mm x 4.8mm x 1.47mm package body**  
**M Package**  
Top View



**TABLE 1. PIN DESCRIPTIONS**

Number	Name	Type		Description
1	VDDO	Power		Power supply pin. Connect to 3.3V or 2.5V.
2	VDD	Power		Power supply pin. Connect to 3.3V.
3	CLK	Input	Pulldown	Clock input. LVCMOS / LVTTTL interface levels.
4	GND	Power		Power supply ground. Connect to ground.
5	nQ3	Output		Inverted version of clock input. LVCMOS / LVTTTL interface levels.
6	nQ2	Output		Inverted version of clock input. LVCMOS / LVTTTL interface levels.
7	nQ1	Output		Inverted version of clock input. LVCMOS / LVTTTL interface levels.
8	nQ0	Output		Inverted version of clock input. LVCMOS / LVTTTL interface levels.

NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical value.

**TABLE 2. PIN CHARACTERISTICS**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
CIN	Input Capacitance   CLK				4	pF
CPD	Power Dissipation Capacitance			TBD		pF
RPULLUP	Input Pullup Resistor			51		K $\Omega$
RPULLDOWN	Input Pulldown Resistor			51		K $\Omega$
ROUT	Output Impedance					$\Omega$



**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, $V_{DDx}$	4.6V
Inputs, $V_I$	-0.5V to $V_{DD} + 0.5V$
Outputs, $V_O$	-0.5V to $V_{DDO} + 0.5V$
Package Thermal Impedance, $\theta_{JA}$	112°C/W
Storage Temperature, $T_{STG}$	-65°C to 150°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**TABLE 3A. POWER SUPPLY DC CHARACTERISTICS,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
VDD	Power Supply Voltage		3.135	3.3	3.465	V
VDDO	Output Power Supply Voltage		3.135	3.3	3.465	V
GND	Power Supply Current				50	mA

**TABLE 3B. LVC MOS / LV TTL DC CHARACTERISTICS,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
VIH	Input High Voltage	CLK	2		3.765	V
VIL	Input Low Voltage	CLK	-0.3		0.8	V
IIH	Input High Current	CLK			150	$\mu A$
IIL	Input Low Current	CLK	-5			$\mu A$
VOH	Output High Voltage					V
VOL	Output Low Voltage					V

**TABLE 3C. POWER SUPPLY DC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
VDD	Power Supply Voltage		3.135	3.3	3.465	V
VDDO	Output Power Supply Voltage		2.375	2.5	2.625	V
GND	Power Supply Current				50	mA

**TABLE 3D. LVC MOS / LV TTL DC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
VIH	Input High Voltage	CLK	2		3.765	V
VIL	Input Low Voltage	CLK	-0.3		0.8	V
IIH	Input High Current	CLK			150	$\mu A$
IIL	Input Low Current	CLK	-5			$\mu A$
VOH	Output High Voltage					V
VOL	Output Low Voltage					V



**TABLE 4. AC CHARACTERISTICS, VDD = 3.3V±5%, VDDO = 2.5V±5%, TA=0°C TO 70°C**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
fMAX	Maximum Input Frequency				166	MHz
tpLH	Propagation Delay, Low-to-High; NOTE 1		2.1		3.9	ns
tpHL	Propagation Delay, High-to-Low; NOTE 1					ns
tsk(o)	Output Skew; NOTE 2			30	52	ps
tsk(pp)	Part-to-Part; NOTE 3				250	ps
tR	Output Rise Time	30% to 70%		670		ps
tF	Output Fall Time	30% to 70%		900		ps
tPW	Output Pulse Width	f = 166MHz	2.5		3.3	ns
		0Hz ≤ f ≤ 166MHz	tcycle/2 - 700	tcycle/2	tcycle/2 + 700	ps
tEN	Output Enable Time; NOTE 4					ns
tDIS	Output Disable Time; NOTE 4					ns
tS	Clock Enable Setup Time					ns
tH	Clock Enable Hold Time					ns

All parameters measured at 166MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: Measured by triggering on input signal and measuring the largest displacement between output cycles.



Integrated  
Circuit  
Systems, Inc.


**PRELIMINARY**

**ICS8304-01**

LOW SKEW, 1-TO-4

LVC MOS / LVTTTL INVERTING FANOUT BUFFER

**PACKAGE OUTLINE - SUFFIX M**



**TABLE 5. PACKAGE DIMENSIONS**

SYMBOL	Millimeters		Inches	
	MINIMUM	MAXIMUM	MINIMUM	MAXIMUM
N	8			
A	1.35	1.75	0.532	0.0688
A1	0.10	0.25	0.0040	0.0098
B	0.33	0.51	0.013	0.020
C	0.19	0.25	0.0075	0.0098
D	4.80	5.00	0.1890	0.1968
E	3.80	4.00	0.1497	0.1574
e	1.27 BASIC		0.050 BASIC	
H	5.80	6.20	0.2284	0.2440
h	0.25	0.50	0.010	0.020
L	0.40	1.27	0.016	0.050
α	0°	8°	0°	8°

Reference Document: JEDEC Publication 95, MS-013, MO-119

# PRELIMINARY



Integrated  
Circuit  
Systems, Inc.

## ICS8304-01

### LOW SKEW, 1-TO-4

### LVCMOS / LVTTTL INVERTING FANOUT BUFFER

**TABLE 6. ORDERING INFORMATION**

Part/Order Number	Marking	Package	Count	Temperature
ICS8304G-01	ICS4A01	8 lead TSSOP	100 per tube	0°C to 70°C
ICS8304G-01T	ICS4A01	8 lead TSSOP on Tape and Reel	2500	0°C to 70°C
ICS8304M-01	ICS8304-01	8 lead SOIC	96 per tube	0°C to 70°C
ICS8304M-01T	ICS8304-01	8 lead SOIC on Tape and Reel	2500	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.