
SCBS242E - JUNE 1992 - REVISED FEBRUARY 1999

- **Members of the Texas Instruments** Widebus™ Family
- B-Port Outputs Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art *EPIC-IIB™* BiCMOS Design **Significantly Reduces Power Dissipation**
- **UBT™** (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 5 \text{ V}, T_{\Delta} = 25^{\circ}\text{C}$
- **High-Impedance State During Power Up** and Power Down
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs.

SN54ABT162500 . . . WD PACKAGE SN74ABT162500 . . . DL PACKAGE (TOP VIEW)



For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output-enable OEAB is active high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

The B-port outputs, which are designed to source or sink up to 12 mA, include equivalent $25-\Omega$ series resistors to reduce overshoot and undershoot.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.



SCBS242E - JUNE 1992 - REVISED FEBRUARY 1999

description (continued)

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

The SN54ABT162500 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT162500 is characterized for operation from –40°C to 85°C.

FUNCTION TABLET

| | INPUTS | | | | | | |
|------|--------|--------------|---|--------------------------------------|--|--|--|
| OEAB | LEAB | CLKAB | Α | В | | | |
| L | Х | Х | Х | Z | | | |
| Н | Н | X | L | L | | | |
| Н | Н | Χ | Н | Н | | | |
| Н | L | \downarrow | L | L | | | |
| Н | L | \downarrow | Н | Н | | | |
| Н | L | Н | Χ | в _о ‡ в _о § | | | |
| Н | L | L | Χ | B₀§ | | | |


[†]A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.



[‡]Output level before the indicated steady-state input conditions were established

[§] Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low


logic symbolt



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCBS242E - JUNE 1992 - REVISED FEBRUARY 1999

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Line of the sign regions of the sign of th |
|--|
| Input voltage range, V _I (except I/O ports) (see Note 1) |
| Voltage range applied to any output in the high or power-off state, V _O |
| Current into any output in the low state, IO: SN54ABT162500 (A port) |
| SN74ABT162500 (A port) |
| B port |
| Input clamp current, I _{IK} (V _I < 0) |
| Output clamp current, I _{OK} (V _O < 0) |
| Package thermal impedance, θ _{JA} (see Note 2): DL package |
| Storage temperature range, T _{stg} |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



^{2.} The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

| | | | SN54ABT | 162500 | SN74ABT | UNIT | |
|---------------------|------------------------------------|-----------------|---------|----------|---------|------|------|
| | | | MIN | MAX | MIN | MAX | UNIT |
| Vcc | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | ٧ | |
| V _{IH} | High-level input voltage | 2 | | 2 | | V | |
| V _{IL} | Low-level input voltage | | | 0.8 | | 0.8 | ٧ |
| V _I | Input voltage | | 0 | Усс | 0 | Vcc | ٧ |
| 1 | High-level output current | A port | .00 | <u> </u> | | -32 | mA |
| IOH | | B port | A. | | | -12 | |
| 1 | Lavrianal and an end | A port | | 48 | | 64 | A |
| lOL | Low-level output current | B port | | 12 | | 12 | mA |
| Δt/Δν | Input transition rise or fall rate | Outputs enabled | 400 | 10 | | 10 | ns/V |
| Δt/ΔV _{CC} | Power-up ramp rate | | 200 | | 200 | | μs/V |
| TA | Operating free-air temperature | | -55 | 125 | -40 | 85 | °C |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SCBS242E - JUNE 1992 - REVISED FEBRUARY 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | T _A = 25°C | | SN54ABT162500 | | SN74ABT162500 | | UNIT | |
|------------------|--|--|----------------------------------|-----------------------|------|---------------|-------------|---------------|-------------|------|------|
| PAF | RAMETER | l lesi cor | ADITIONS | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| V _{IK} | | V _{CC} = 4.5 V, | I _I = -18 mA | | | -1.2 | | -1.2 | | -1.2 | ٧ |
| | | $V_{CC} = 4.5 \text{ V},$ | $I_{OH} = -3 \text{ mA}$ | 2.5 | | | 2.5 | | 2.5 | | |
| | A port | V _{CC} = 5 V, | $I_{OH} = -3 \text{ mA}$ | 3 | | | 3 | | 3 | | |
| | A port | V 45V | I _{OH} = -24 mA | 2 | | | 2 | | | | |
| _{V-} | | V _{CC} = 4.5 V | I _{OH} = -32 mA | 2* | | | | | 2 | | V |
| VOH | | V _{CC} = 4.5 V, | I _{OH} = -1 mA | 3.35 | | | 3.3 | | 3.35 | | V |
| | Duant | V _{CC} = 5 V, | $I_{OH} = -1 \text{ mA}$ | 3.85 | | | 3.8 | | 3.85 | | |
| | B port | V _{CC} = 4.5 V | $I_{OH} = -3 \text{ mA}$ | 3.1 | | | 3 | | 3.1 | | |
| | | VCC = 4.5 V | $I_{OH} = -12 \text{ mA}$ | 2.6 | | | | | 2.6 | | |
| | A nort | V _{CC} = 4.5 V | I _{OL} = 48 mA | | | 0.55 | | 0.55 | | | |
| VOL | V_{OL} A port $V_{CC} = 4.5 \text{ V}$ B port $V_{CC} = 4.5 \text{ V}$, | VCC = 4.5 V | I _{OL} = 64 mA | | | 0.55* | | | | 0.55 | V |
| | | I _{OL} = 12 mA | | | 0.8 | | 0.8 | | 0.8 | | |
| V _{hys} | | | | | 100 | | | | | | mV |
| | Control inputs | trol inputs V _{CC} = 0 to 5.5 V, V _I = V _{CC} or GND | | | ±1 | | <u></u> €1 | | ±1 | | |
| կ | A or B ports | $V_{CC} = 2.1 \text{ V to } 5.5$ $V_I = V_{CC} \text{ or GND}$ | V, | | | ±20 | 3 | ±20 | | ±20 | μΑ |
| lozpu | V _{CC} = 0 to 2.1 V, V _O = 0.5 V to 2.7 V, OE or OE = X§ | | | | ±50 | S | ±50 | | ±50 | μΑ | |
| lozpd | | $V_{CC} = 2.1 \text{ V to 0},$ $V_{O} = 0.5 \text{ V to 2.7 V, } \overline{OE} \text{ or } OE = X\$$ | | | | ±50 | | ±50 | | ±50 | μА |
| lozh‡ | | $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{O} = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V or } OE \le 0.8 \text{ V}$ | | | | 10 | | 10 | | 10 | μА |
| lozL‡ | | $V_{CC} = 2.1 \text{ V} \text{ to } 5.5$ $V_{O} = 0.5 \text{ V}, \overline{OE} \ge 2$ | | | | -10 | | -10 | | -10 | μΑ |
| l _{off} | | $V_{CC} = 0$, | V_I or $V_O \le 4.5 \text{ V}$ | | | ±100 | | | | ±100 | μΑ |
| ICEX | | V _{CC} = 5.5 V, V _O = 5.5 V | Outputs high | | | 50 | | 50 | | 50 | μА |
| | A port | V _{CC} = 5.5 V, | V _O = 2.5 V | -50 | -110 | -180 | – 50 | -180 | – 50 | -180 | mA |
| lo¶ | B port | ACC = 2.2 A' | ν _O = 2.5 ν | -25 | -55 | -90 | <i>–</i> 25 | -90 | -25 | -90 | IIIA |
| | A or B ports | V _{CC} = 5.5 V, | Outputs high | | | 3 | | 3 | | 3 | |
| ICC | | B ports $I_O = 0$, Outputs low | Outputs low | | | 36 | | 36 | | 36 | mA |
| | | V _I = V _{CC} or GND | Outputs disabled | | | 3 | | 3 | | 3 | |
| ∆lcc# | | V _{CC} = 5.5 V, One i Other inputs at V _C | | | | 50 | | 50 | | 50 | μΑ |
| Ci | Control inputs | V _I = 2.5 V or 0.5 V | | | 3 | | | | | | pF |
| C _{io} | A or B ports | V _O = 2.5 V or 0.5 V | 1 | | 9 | | | | | | рF |

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[†] The parameters I_{OZH} and I_{OZL} include the input leakage current. § For V_{CC} between 2.1 V and 4 V, OE should be less than or equal to 0.5 V to ensure a low state.

[¶] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.


timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| | | | | | SN54ABT162500 | | SN74ABT162500 | |
|-----------------|-------------------|----------------------------------|----------|-------|---------------|-----|---------------|------|
| | | | | MIN | MAX | MIN | MAX | UNIT |
| fclock | Clock frequency | | | | 150 | | 150 | MHz |
| | LEAB or LEBA high | | 2.5 | Also. | 2.5 | | | |
| ™ | Pulse duration | CLKAB or CLKBA high or low | | 3 | | 3 | n | ns |
| | | A before CLKAB↓ | | 3.3 | Š. | 3.3 | | |
| | Catum times | B before CLKBA↓ | 3.3 | | 3.3 | | no | |
| t _{su} | Setup time | · | CLK high | J. | | 1 | | ns |
| | | A before LEAB↓ or B before LEBA↓ | | 2.5 | | 2.5 | | |
| 4. | Hold time | A after CLKAB↓ or B after CLKBA↓ | | <0 0 | | 0 | | |
| t _h | noia time | A after LEAB↓ or B after LEBA↓ | | 2 | | 2 | | ns |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | | | V _{CC} = 5 V, T _A = 25°C | | SN54ABT162500 | | SN74ABT162500 | | UNIT |
|------------------|-----------------|---------------------|-----|---|-----|---------------|---------|---------------|-----|------|
| | (1141 01) | (0011 01) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | 150 | 200 | | 150 | | 150 | | MHz |
| ^t PLH | A or B | B or A | 1.5 | 2.6 | 4 | 1.5 | 5.1 | 1.5 | 4.8 | ns |
| ^t PHL | AOID | DOLA | 2 | 3.4 | 5.2 | 2 | 6.1 | 2 | 5.7 | 115 |
| ^t PLH | LEAB or LEBA | B or A | 2 | 3.3 | 4.8 | 2 | ్లో 6.1 | 2 | 5.6 | 200 |
| ^t PHL | LEAD OF LEBA | BOIA | 2 | 3.8 | 5.2 | 2 (| 6.4 | 2 | 5.9 | ns |
| ^t PLH | OLIVAR OLIVRA | B or A | 1.5 | 3.7 | 4.9 | 1,5 | 6.4 | 1.5 | 5.9 | no |
| ^t PHL | CLKAB or CLKBA | DOLA | 1.5 | 3.8 | 5.2 | 15 | 6.4 | 1.5 | 6 | ns |
| ^t PZH | OF AD OFDA | PorΛ | 1.5 | 3.4 | 4.6 | ૂરી.5 | 5.6 | 1.5 | 5.3 | no |
| ^t PZL | OEAB or OEBA | OEAB or OEBA B or A | 2 | 3.8 | 4.7 | 2 | 5.6 | 2 | 5.4 | ns |
| ^t PHZ | 054D 05D4 | B or A | 2 | 4.5 | 5.7 | 2 | 6.9 | 2 | 6.5 | 200 |
| ^t PLZ | OEAB or OEBA | BUIA | 1.5 | 3.8 | 5.3 | 1.5 | 6.3 | 1.5 | 5.8 | ns |

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega,~t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

