

SN54HC76, SN74HC76

DUAL J-K FLIP-FLOPS WITH CLEAR AND PRESET

D2684, DECEMBER 1982—REVISED SEPTEMBER 1987

- Package Options Include Plastic "Small Outline" Packages, Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset or Clear input sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can also perform as toggle flip-flops by tying J and K high.


FUNCTION TABLE
(EACH FLIP-FLOP)

INPUTS				OUTPUTS		
PRE	CLR	CLK	J	K	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H [#]	H [#]
H	H	I	L	L	Q ₀	\bar{Q}_0
H	H	I	H	L	H	L
H	H	I	L	H	L	H
H	H	I	H	H	TOGGLE	
H	H	H	X	X	Q ₀	\bar{Q}_0

[#]This configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.


**SN54HC76 . . . J PACKAGE
SN74HC76 . . . D OR N PACKAGE**

(TOP VIEW)



For functionally and electrically identical parts in chip-carrier packages, see SN54HC112.

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, and N packages.

2

HCMOS Devices

SN54HC76, SN74HC76 DUAL J-K FLIP-FLOPS WITH CLEAR AND PRESET

logic diagram, each flip-flop (positive logic)



absolute maximum ratings over operating free-air temperature range†

Supply voltage, V _{CC}	-0.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±20 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±25 mA
Continuous current through V _{CC} or GND pins	±50 mA
Lead temperature 1.6 mm (1/16 in) from case for 60 s: J package	300°C
Lead temperature 1.6 mm (1/16 in) from case for 10 s: D or N package	260°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	SN54HC76			SN74HC76			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	2	5	6	2	5	6	V
V _{IH} High-level input voltage	V _{CC} = 2 V	1.5		V _{CC} = 1.5			
	V _{CC} = 4.5 V	3.15		V _{CC} = 3.15			
	V _{CC} = 6 V	4.2		V _{CC} = 4.2			
V _{IL} Low-level input voltage	V _{CC} = 2 V	0	0.3	0	0.3		V
	V _{CC} = 4.5 V	0	0.9	0	0.9		
	V _{CC} = 6 V	0	1.2	0	1.2		
V _I Input voltage	0	V _{CC}		0	V _{CC}		V
V _O Output voltage	0	V _{CC}		0	V _{CC}		V
t _t Input transition (rise and fall) times	V _{CC} = 2 V	0	1000	0	1000		ns
	V _{CC} = 4.5 V	0	500	0	500		
	V _{CC} = 6 V	0	400	0	400		
T _A Operating free-air temperature	-55	125	-40	85			°C

SN54HC76, SN74HC76
DUAL J-K FLIP-FLOPS WITH CLEAR AND PRESET

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			SN54HC76		SN74HC76		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	V _I = V _{IH} or V _{IL} , I _{OH} = -20 µA	2 V	1.9	1.998		1.9		1.9		V
		4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		
	V _I = V _{IH} or V _{IL} , I _{OH} = -4 mA	4.5 V	3.98	4.30		3.7		3.84		
V _{OL}	V _I = V _{IH} or V _{IL} , I _{OL} = -5.2 mA	6 V	5.48	5.80		5.2		5.34		V
	V _I = V _{IH} or V _{IL} , I _{OL} = 20 µA	2 V	0.002	0.1		0.1		0.1		
		4.5 V	0.001	0.1		0.1		0.1		
		6 V	0.001	0.1		0.1		0.1		
I _I	V _I = V _{CC} or 0	4.5 V	0.17	0.26		0.4		0.33		nA
	V _I = V _{CC} or 0, I _O = 0	6 V	0.15	0.26		0.4		0.33		
I _{CC}	V _I = V _{CC} or 0, I _O = 0	6 V		4		80		40		µA
C _i		2 to 6 V		3	10		10		10	pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC}	T _A = 25°C		SN54HC76		SN74HC76		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	2 V	0	6	0	4.2	0	5	MHz
		4.5 V	0	31	0	21	0	25	
		6 V	0	36	0	25	0	29	
t _w	Pulse duration	2 V	100		150		125		ns
		4.5 V	20		30		25		
		6 V	17		25		21		
		2 V	80		120		100		
t _{su}	Setup time before CLK1	4.5 V	16		24		20		ns
		6 V	14		20		17		
		2 V	150		225		190		
		4.5 V	30		45		38		
t _h	Hold time, after CLK1	6 V	25		38		32		ns
		2 V	100		150		125		
		4.5 V	20		30		25		
		6 V	17		25		21		

SN54HC76, SN74HC76
DUAL J-K FLIP-FLOPS WITH CLEAR AND PRESET

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF}$ (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A = 25 °C			SN54HC76		SN74HC76		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{\max}			2 V	6	9	4.2			5		MHz
			4.5 V	31	41	21			25		
			6 V	36	50	25			29		
t_{pd}	PRE or CLR	Q or \bar{Q}	2 V	65	155	250			190		ns
			4.5 V	16	31	47			39		
			6 V	15	26	40			33		
t_{pd}	CLK	Q or \bar{Q}	2 V	70	145	220			180		ns
			4.5 V	19	29	44			36		
			6 V	16	25	37			31		
t_t		Q or \bar{Q}	2 V	38	75	110			95		ns
			4.5 V	8	15	22			19		
			6 V	6	13	19			16		

C _{pd}	Power dissipation capacitance per flip-flop	No load, T _A = 25 °C	36 pF typ
-----------------	---	---------------------------------	-----------

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.