Am25LS07/Am25LS08

Hex/Quad Parallel D Registers with Register Enable

DISTINCTIVE CHARACTERISTICS

- 4-bit and 6-bit parallel registers
- Common Clock and Common Enable
- Positive edge triggered D flip flops
- Second sourced by TI as 54LS/74LS378 and 379
- Am25LS D.C. parameters including: V_{OL} = 0.45V at I_{OL} = 8mA Fan-out over military range = 22 440μA source current


GENERAL DESCRIPTION

The Am25LS07 is a 6-bit Low Power Schottky register with a buffered common register enable. The Am25LS08 is a 4-bit register with a buffered common register enable. The devices are similar to the Am54LS/74LS174 and Am54LS/74LS175 but feature the common register enable rather than common clear.

Both registers will find application in digital systems where information is associated with a logic gating signal. When the enable is LOW, data on the D inputs is stored in the register on the positive going edge of the clock pulse. When the enable is HIGH, the register will not change state regardless of the clock or data input transitions.


BLOCK DIAGRAM

Am25LS07



BD001450

Am25LS08




RELATED PRODUCTS


Part No.	Description			
Am2918	Quad D Register			
Am2919	Quad D Register			

CONNECTION DIAGRAM Top View

Am25LS07




Am25LS08




Note: Pin 1 is marked for orientation

LOGIC SYMBOL


Am25LS07





ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Cor	mbinations	
Am25LS07/08	PC DC, DM FM XC, XM	

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION Pin No. Name 1/0 Description Dį The D flip-flop data inputs. Ē ١ Enable. When the enable is LOW, data on the Di inputs is transferred to the Qi outputs on the LOWto-HIGH clock transition. When the enable is HIGH, the \mathbf{Q}_{i} outputs do not change regardless of the data or clock input transitions. 9 CP 1 Clock. Pulse for the register. Enters data on the LOW-to-HIGH transition. Qi 0 The TRUE register outputs. ۵i O The complement register outputs.

FUNCTION TABLE

Inputs			Outputs			
Ē	Dį	СР	Qi	Qi		
н	x	×	NC	NC		
L	x	н	NC	NC .		
L	×	L	NC	NC		
L	L	t	L	н		
L	н	†	н	L		

ABSOLUTE MAXIMUM RATINGS

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices TemperatureSupply Voltage	0°C to +70°C +4.75V to +5.25V
Supply Voltage	

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)			Typ (Note 1)	Max	Units
	 	4404	COM'L	2.7	3.4		Volts
·/	Output HIGH Voltage	V _{CC} = MIN., I _{OH} = -440μA V _{IN} = V _{IH} or V _{IL}	MiL	2.5	3.4		VOIE
У ОН			I _{OL} = 4mA			0.4	Volt
Vol	Output LOW Voltage	V _{CC} = MIN. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 8mA			0.45	VOIL
ViH	input HiGH Level	Guaranteed input logical HIGH voltage for all inputs					Volt
*IH			COM'L			0.8	Volt
/ Input LOW	Input LOW Level	Guaranteed input logical LOW voltage for all inputs	MIL			0.7	
V _{IL}		V _{CC} = MIN., I _{IN} = -18mA				-1.5	Vol
√ı	Input Clamp Voltage	ACC - 1911 4114	Clock, E			-0.36]
Input LOW	Input LOW Current	V _{CC} = MAX., V _{IN} = 0.4V	Others			-0.24	m
հլ			Clock, E			20	J
	Input HIGH Current	V _{CC} = MAX., V _{IN} = 2.7V	Others			14	μ
ін ————————		V _{CC} = MAX., V _{IN} = 7.0V				0.1	m.
<u> </u>	Input HIGH Current	V _{CC} = MAX.		-15		-85	m
·sc	Output Short Circuit Current (Note 3)			-13	16	22	+-
lcc	, , , , , , , , , , , , , , , , , , , ,		LS07				- m
	Power Supply Current	V _{CC} = MAX. (Note 4)	LS08		11	18	┸—

Notes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

2. For conditions shown as MIN. or MAX., use the appropriate value specified under Operating Ranges for the applicable device type.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. Outputs open; enable grounded; data inputs at 4.5V, measured after a momentary ground, then 4.5V applied to the clock input.

SWITCHING CHARACTERISTICS ($T_A = +25$ °C, $V_{CC} = 5.0$ V)

Parameters	Description	Test Conditions	Min	Тур	Max	Units
tPLH	Clock to Output			13	20	ns
tphL	Clock to Output			13	20	ns
tpw	Clock Pulse Width		17	· · · · · · · · · · · · · · · · · · ·		ns
ts	Data	C _L = 15pF	20			ns
ts	Enable	$R_L = 2.0k\Omega$	30			ns
th	Data		5.0			ns
th	Enable		5.0			ns
f _{max} (Note 1)	Maximum Clock Frequency		40	65		MHz


Note 1. Per industry convention, f_{max} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

Parameters		Test Conditions	COMMERCIAL Am25LS		MILITARY Am25LS		
	Description						
			Min	Max	Min	Max	Units
t _{PLH}	Clock to Output	C _L = 50pF R _L = 2.0kΩ	T'''	30		35	ns
t _{PHL}	Clock to Output			30		35	ns
1 _{pw}	Clock Pulse Width		26		30		ns
ts	Data		30		35		ns
ts	Enable		43		50		ns
th	Data		11		12		ns
th	Enable		11		12		ns
f _{max} (Note 1)	Maximum Clock Frequency		30		25		MHz

^{*}AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.