

Quad 2-Input NAND Gate (Open Drain)

The TC74HC03A is a high speed CMOS 2-INPUT NAND GATE fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Pin configuration and function are the same as the TC74HC00A. But the TC74HC03A has, as its outputs, high performance MOS N-channel transistors. (OPEN-DRAIN outputs) This device can, therefore, with a suitable pull-up resistors, be used in wired-AND, LED driver and other application.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features



- High Speed: $t_{pz} = 5\text{ns}(\text{Typ.})$ at $V_{cc} = 5\text{V}$
- Low Power Dissipation: $I_{cc} = 1\mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity: $V_{nih} = V_{nil} = 28\% V_{cc}$ (Min.)
- Output Drive Capability: 10 LSTTL Loads
- Wide Operating Voltage Range: $V_{cc}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Open Drain Structure
- Pin and Function Compatible with 74LS03



Logic Diagram (per gate)



IEC Logic Symbol



Pin Assignment

Truth Table

A	B	Y
L	L	Z
L	H	Z
H	L	Z
H	H	L

Z: High Impedance

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} + 0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} + 0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±25	mA
DC V _{CC} /Ground Current	I _{CC}	±50	mA
Power Dissipation	P _D	500(DIP)*/180(MFP)	mW
Storage Temperature	T _{STG}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

*500mW in the range of Ta = -40°C ~ 65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{OPR}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000(V _{CC} = 2.0V) 0 ~ 500(V _{CC} = 4.5V) 0 ~ 400(V _{CC} = 6.0V)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition	V _{CC}	Ta = 25°C			Ta = -40 ~ 85°C		Unit
				Min	Typ.	Max.	Min.	Max.	
High-Level Input Voltage	V _{IH}	—	2.0	1.5	—	—	1.5	—	V
			4.5	3.15	—	—	3.15	—	
			6.0	4.2	—	—	4.2	—	
Low-Level Input Voltage	V _{IL}	—	2.0	—	—	0.5	—	0.5	V
			4.5	—	—	1.35	—	1.35	
			6.0	—	—	1.8	—	1.8	
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	2.0	—	0.0	0.1	—	0.1	V
			4.5	—	0.0	0.1	—	0.1	
			6.0	—	0.0	0.1	—	0.1	
			I _{OL} = 20μA	—	0.0	0.1	—	0.1	
Output Off-State Current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC}	4.5	—	0.0	0.1	—	0.1	μA
			6.0	—	0.0	0.1	—	0.1	
			I _{OL} = 4 mA	—	0.17	0.26	—	0.33	
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND	6.0	—	—	±0.1	—	±1.0	μA
			I _{OL} = 5.2mA	—	0.18	0.26	—	0.33	
			6.0	—	—	1.0	—	10.0	
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	6.0	—	—	1.0	—	10.0	

AC Electrical Characteristics ($C_L = 15\text{pF}$, $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Transition Time	t_{TLH} t_{THL}	—	—	4	8	ns
Propagation Delay Time	t_{PLZ}	$R_L = 1\text{k}\Omega$	—	5	12	
Propagation Delay Time	t_{PZL}	$R_L = 1\text{k}\Omega$	—	5	12	

AC Electrical Characteristics ($C_L = 50\text{pF}$, Input $t_i = t_o = 6\text{ns}$)

Parameter	Symbol	Test Condition	V_{CC}	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		Unit
				Min.	Typ.	Max.	Min.	Max.	
Output Transition Time	t_{TLH} t_{THL}	—	2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time	t_{PLZ}	$R_L = 1\text{k}\Omega$	2.0	—	20	75	—	95	
			4.5	—	10	15	—	19	
			6.0	—	9	13	—	16	
Propagation Delay Time	t_{PZL}	$R_L = 1\text{k}\Omega$	2.0	—	24	75	—	95	
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Input Capacitance	C_{IN}	—	—	—	5	10	—	10	pF
Output Capacitance	C_{OUT}	—	—	—	10	—	—	—	
Power Dissipation Capacitance	$C_{PD}(1)$	—	—	—	5	—	—	—	

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4(\text{per Gate})$$

Notes