# P54/74FCT841A/B – (P54/74PCT841A/B) P54/74FCT843A/B – (P54/74PCT843A/B) BUS INTERFACE LATCHES

### FEATURES

- Function, Pinout and Drive Compatible with the FCT, F and AM29841/843 Logic
- FCT-A speed at 9.0ns max. (Com'l) FCT-B speed at 6.5ns max. (Com'l)
- CMOS V<sub>OH</sub> Levels for Low Power Consumption
  - Typically 1/3 of FAST Bipolar Logic
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V

- Inputs and Outputs Interface Directly with TTL,NMOS and CMOS Devices
- Outputs Meet Levels Required for CMOS Static RAM Low Power Standby Mode
- 48 mA Sink Current (Com'l), 32 mA (Mil) 15 mA Source Current (Com'l), 12 mA (Mil)
- **■** Buffered Common Clear and Preset Input
- High Speed Parallel Latches
- **■** Buffered Common Latch Enable Input
- Manufactured in 0.8 micron PACE Technology™

# DESCRIPTION


The 'FCT840 series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The 'FCT841 is a buffered 10-bit wide version of the 'FCT373 function. The 'FCT843 is a 9-bit wide buffered latch with Preset (PRE) and Clear (CLR) controls making it ideal for parity bus interfacing in high-performance systems.

The 'FCT800 high performance interface family is designed for high-capacitance load drive capability while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state.

The 'FCT840 interface family are manufactured using PACETechnology which is Performance Advanced CMOS Engineered to use 0.7 micron effective channel lengths giving 400 picosecond loaded\* internal gate delays. PACE Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection, single event upset protection, and is supported by a Class 1 environment volume production facility.

\* For a fan-in/fan-out of 4, at 85°C junction temperature and 5.0V.

# FUNCTIONAL BLOCK DIAGRAM




1



Means Quality, Service and Speed

4/22/92 - 4



#### PIN DESCRIPTION

Name I I/O I Deceription										
Name	0	Description								
CLR		When CLR is low, the outputs are LOW if OE is LOW. When CLR is HIGH, data can be entered into the latch.								
D,		The latch data inputs.								
LE	-	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.								
Υ,	0	The three-state latch outputs.								
ŌĒ	-	The output enable control. When $\overline{OE}$ is LOW, the outputs are enabled. When $\overline{OE}$ is HIGH, the outputs Y, are in the high-impedance (off) state.								
PRE	1	Preset line. When PRE is LOW, the outputs are HIGH if OE is LOW. Preset overrides CLR.								

1564 Tbl 01

# FUNCTION TABLES<sup>§</sup> 'FCT841/843

		Inputs			Internal	Outputs	F
CLR	PRE	ŌĒ	LE	D,	0,	Y,	Function
Н	Н	Ι	Х	Х	X	Z	High Z
Н	Н	Н	Н	L	L	Z	High Z
Н	Н	Η	Н	Н	Н	Z	High Z
Н	Н	H	L	Х	NC	Z	Latched (High Z)
Н	Η	L	Н	L	L	L	Transparent
Н	Н	L	Н	Н	Н	Н	Transparent
Н	Н	L	L	Х	NC	NC	Latched
Н	L	L	Х	X	Н	Н	Preset
L	Н	L	X	Х	L	L	Clear
L	L	L	X	X	Н	Н	Preset
L	Н	Н	L	X	L	Z	Latched (High Z)
Н	L	H	L	X	Н	Z	Latched (High Z)

§ H = HIGH, L = LOW, X = Don't care, NC = No Change, Z = High Impedance.

1564 Tbl 02

3

#### **ABSOLUTE MAXIMUM RATINGS**(1,2)

Symbol	Parameter	Value	Unit
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Ambient Temperature Under Bias	-65 to +135	°C
V <sub>cc</sub>	V <sub>cc</sub> Potential to Ground	-0.5 to +7.0	٧
I <sub>IN</sub>	Input Current	-30 to +5.0	mA

Notes:

1.

Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted. these limits are over the operating free-air temperaturerange.

**Symbol** 

OUTPUT

 $V_{in}$ 

Vout

<ol><li>Unused inputs must always be connected to an appropriate</li></ol>	}
logic voltage level, preferably either V <sub>cc</sub> or ground.	

Value

120

-0.5 to  $V_{cc} + 0.5$ 

-0.5 to  $V_{cc} + 0.5$ 

#### Supply Voltage (V<sub>cc</sub>) Min Max Military +4.5V +5.5V Commercial +4.75V +5.25V

**Parameter** 

**Current Applied** 

Voltage Applied to Output

to Output

Input Voltage

1564 Tbl 06

Unit

mA

٧

1564 Tbl 04

#### RECOMMENDED OPERATING CONDITIONS

Free Air Amblent Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

1564 Tbt 05

# DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol		Min	Typ¹	Max	Units	V <sub>cc</sub>	Conditions	
V <sub>IH</sub>	Input HI	2.0			٧			
V <sub>IL</sub>	Input LO	W Voltage			0.8	٧		
V <sub>H</sub>	Hysteres	sis		0.35		V		All inputs
V <sub>CD</sub>	Input Cla	amp Diode Voltage		-0.7	-1.2	V	MIN	I <sub>IN</sub> = -18mA
		$V_{CC} = 3V$ , $V_{IN} = 0.2V$ , or $V_{CC} - 0.2V$	V <sub>cc</sub> - 0.2	V <sub>cc</sub>		V		I <sub>OH</sub> = -32μΑ
	Output HIGH	Military/Commercial (CMOS)	V <sub>cc</sub> - 0.2	V <sub>cc</sub>		V	MIN	$I_{OH} = -300 \mu A$
V <sub>OH</sub>	Voltage	Military (TTL)	2.4	4.3		V	MIN	
	Vollage	Commercial (TTL)	2.4	4.3		V	MIN	I <sub>∩⊔</sub> = −15mA
	Output	$V_{cc} = 3V$ , $V_{iN} = 0.2V$ , or $V_{cc} - 0.2V$		GND	0.2	V		$I_{OL} = 300 \mu A$
	LOW	Military/Commercial (CMOS)		GND	0.2	V	MIN	I <sub>OL</sub> = 300μA
V <sub>OL</sub>	Voltage	Military (TTL)		0.3	0.5	V	MIN	
		Commercial (TTL)	1	0.3	0.5	V	MIN	UL
	Commercial (TTL)		ļ <u>.</u>	0.3	0.5	V	MIN	$I_{OL} = 64mA$
I <sub>H</sub>	Input HIC	GH Current			5	μΑ	MAX	$V_{IN} = V_{CC}$
I <sub>IL</sub>	Input LO	W Current			-5	μА	MAX	V <sub>IN</sub> = GND
I <sub>IH</sub>	Input HIC	GH Current <sup>3</sup>			5	μА	MAX	$V_{1N} = 2.7V$
I <sub>IL</sub>	Input LO	W Current <sup>3</sup>			<b>-</b> 5	μА		V <sub>IN</sub> = 0.5V
l <sub>ozh</sub>	Off State	I <sub>out</sub> HIGH-Level Output Current			10	μА		V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>OZL</sub>	Off State I <sub>OUT</sub> LOW-Level Output Current				-10	μА		V <sub>out</sub> = GND
OZH	Off State I <sub>OUT</sub> HIGH-Level Output Current <sup>3</sup>				10	μА		$V_{OUT} = 2.7V$
I <sub>OZL</sub>	Off State I <sub>OUT</sub> LOW-Level Output Current <sup>3</sup>				-10	μА		$V_{OUT} = 0.5V$
los	Output Short Circuit Current <sup>2</sup>		-75	-120	-225	mA		$V_{OUT} = 0.0V$
C <sub>IN</sub>	Input Ca	pacitance <sup>3</sup>		5	10	pF		All inputs
C <sub>OUT</sub>	Output C	apacitance <sup>3</sup>		9	12	pF	MAX	All outputs

#### Notes:

1. Typical limits are at  $V_{cc} = 5.0V$ ,  $T_A = +25$ °C ambient.

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.

3. This parameter is guaranteed but not tested.

<sup>2.</sup> Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

# DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ¹	Max	Units	Conditions
l <sub>cc</sub>	Quiescent Power Supply Current (CMOS inputs)	.003	0.3	mA	$V_{CC} = MAX$ , $V_{IN} \le 0.2v$ or $f_1 = 0$ , Outputs Open
Δl <sub>cc</sub>	Quiescent Power Supply Current (TTL inputs)		2.0	mA	$V_{cc} = MAX$ , $V_{in} = 3.4V^2$ , f = 0, Outputs Open
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>3</sup>	0.15	0.25	mA/ mHz	$V_{\rm cc}$ = MAX, One Input Toggling, 50% Duty Cycle, Outputs Open, $\overline{\rm OE}$ = GND, LE = $V_{\rm cc}$ , $V_{\rm IN} \le 0.2 {\rm V}$ or $V_{\rm IN} \ge V_{\rm cc} - 0.2 {\rm V}$
		1.7	4.0	mA	$V_{\rm CC}$ = MAX, 50% Duty Cycle, Outputs Open, One Bit Toggling at f <sub>1</sub> = 10MHz, $\overline{\rm OE}$ = GND, LE = $V_{\rm CC}$ , $V_{\rm IN} \le 0.2 {\rm V}$ or $V_{\rm IN} \ge V_{\rm CC} - 0.2 {\rm V}$
I <sub>C</sub>	Total Power Supply Current⁵	2.0	5.0	mA	$V_{CC}$ = MAX, 50% Duty Cycle, Outputs Open, One Bit Toggling at f <sub>1</sub> = 10mHz, $\overline{OE}$ = GND, LE = $V_{CC}$ , $V_{IN}$ = 3.4V or $V_{IN}$ = GND
		3.2	6.5⁴	mA	$V_{\rm CC}$ = MAX, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f <sub>1</sub> = 2.5MHz, $\overline{\rm OE}$ = GND, LE = $V_{\rm CC}$ , $V_{\rm IN} \le 0.2 {\rm V}$ or $V_{\rm IN} \ge V_{\rm CC} - 0.2 {\rm V}$
		5.2	14.5⁴	mA	V <sub>cc</sub> = MAX, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f <sub>1</sub> = 2.5MHz,
					$\overrightarrow{OE} = \overrightarrow{GND}, \overrightarrow{LE} = \overrightarrow{V}_{CC},$ $\overrightarrow{V}_{IN} = 3.4 \overrightarrow{V} \text{ or } \overrightarrow{V}_{IN} = \overrightarrow{GND}$

#### Notes:

1. Typical values are at  $V_{cc}$  = 3.3V, +25°C ambient. 2. Per TTL driven input ( $V_{N}$  = 2.7V); all other inputs at  $V_{cc}$  or GND.

 $\begin{array}{ll} I_{c} &= I_{\text{OUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}} \\ I_{c} &= I_{cc} + \Delta I_{cc} D_{\text{H}} N_{\text{T}} + I_{ccb} (f_{\text{0}}/2 + f_{\text{1}} N_{\text{1}}) \\ I_{cc} &= \text{Quiescent Current with CMOS input levels} \end{array}$ 

ΔI<sub>cc</sub> = Power Supply Current for a TTL High Input  $(V_N = 2.7V)$ 

D<sub>H</sub> = Duty Cycle for TTL Inputs High

N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>

= Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

= Clock Frequency for Register Devices (Zero for Non-Register Devices)

= Input Frequency

= Number of Inputs at f,

All currents are in milliamps and all frequencies are in megahertz.

5

1564 Tbl 08

<sup>3.</sup> This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

<sup>4.</sup> Values for these conditions are examples of the  $\rm I_{\rm cc}$  formula. These limits are guaranteed but not tested.

# SWITCHING CHARACTERISTICS OVER OPERATING RANGE

	Parameter		Test	'FCT841A/843A				'FCT841B/843B			
Sym.				MIL		COM'L		MIL		COM'L	
			Conditions <sup>1</sup>	Min.²	Max.	Min.²	Max.	Min.²	Max.	Min.²	Max.
t <sub>PLH</sub>	Propagation Delay		C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		10.0		9.0		7.5		6.5
t <sub>PHL</sub>	D <sub>i</sub> to Y <sub>i</sub> (LE = HIGH)		C <sub>L</sub> = 300pF <sup>3</sup> R <sub>L</sub> = 500Ω		15.0		13.0		15.0		13.0
t <sub>su</sub>	Data to LE Set-up	Time	C <sub>L</sub> = 50pF	2.5		2.5		2.5		2.5	
ኒ <sub>ዘ</sub>	Data to LE Hold Tin	ne	$R_{\rm L} = 500\Omega$	3.0		2.5		2.5		2.5	
t <sub>pen</sub>	Propagation Delay LE to Y <sub>i</sub>		C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		13.0		12.0		10.5		8.0
t <sub>PHL</sub>			$C_L = 300 pF^3$ $R_L = 500 \Omega$		20.0		16.0		18.0		15.5
ᄹ	Propagation Delay PRE to Y <sub>i</sub>				14.0		12.0		10.0		8.0
t <sub>rem</sub>	Re∞very Time PRE to Y,				17.0		14.0		13.0		10.0
t <sub>phil</sub>	Propagation Delay CLR to Y <sub>i</sub>		C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		14.0		13.0		11.0		10.0
t <sub>REM</sub>	Recovery Time CLR to Y₁				17.0		14.0		10.0		10.0
t <sub>w</sub>	LE Pulse Width <sup>3</sup>	HIGH		5.0		4.0		4.0		4.0	
t <sub>w</sub>	PRE Pulse Width³	LOW		7.0		5.0		4.0		4.0	
t <sub>w</sub>	CLR Pulse Width <sup>3</sup>	LOW		5.0		4.0		4.0		4.0	
t <sub>P2H</sub>	Output Enable Time OE to Y,		C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		13.0		11.5		8.5		8.0
t <sub>P2L</sub>			C <sub>L</sub> = 300pF <sup>3</sup> R <sub>L</sub> = 500Ω		25.0		23.0		15.0		14.0
	Output Disable Time	•	C <sub>L</sub> = 5pF³ R <sub>L</sub> = 500Ω		9.0		7.0		6.5		6.0
	OE to Y <sub>i</sub>		C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		10.0		8.0		7.5		7.0

Notes:


1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

3. This parameters are guaranteed but not tested.

1564 Tbl 09

#### **ORDERING INFORMATION**



1564 05