

### Octal D-Type Flip-Flop with 3-State Output TC74HCT374 Non-Inverting

The TC74HCT374A is a high speed CMOS OCTAL FLIP-FLOPs with 3-STATE OUTPUT fabricated with silicon gate C<sup>2</sup>MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Its inputs are compatible with TTL, NMOS, and CMOS output voltage levels.


This 8-bit D-type flip-flop is controlled by a clock input (CK) and a output enable input ( $\overline{OE}$ ).

The TC74HC373A has non-inverting outputs.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

#### Features

- High Speed:  $f_{MAX} = 41\text{MHz(Typ.)}$  at  $V_{CC} = 5\text{V}$
- Low Power Dissipation:  $I_{CC} = 4\mu\text{A(Max.)}$  at  $T_a = 25^\circ\text{C}$
- Compatible with TTL outputs:  $V_{IH} = 2\text{V(Min.)}$   
 $V_{IL} = 0.8\text{V(Max.)}$
- Wide Interfacing Ability: LSTTL, NMOS, CMOS
- Output Drive Capability: 15 LSTTL Loads
- Symmetrical Output Impedance:  $I_{OH} = I_{OL} = 6\text{mA(Min.)}$
- Balanced Propagation Delays:  $t_{pLH} = t_{pHL}$
- Pin and Function Compatible with 74LS374



TC74HCT374A




Pin Assignment

#### Truth Table


Inputs			Outputs
$\overline{OE}$	CK	D	Q(T374A)
H	X	X	Z
L	$\downarrow$	X	Q <sub>n</sub>
L	$\downarrow$	L	L
L	$\downarrow$	H	H

X: Don't Care  
Z: High Impedance  
Q<sub>n</sub> (Q<sub>n</sub>): No Change



IEC Logic Symbol

TC74HCT374A



Logic Diagram

## Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	$V_{CC}$	-0.5 - 7	V
DC Input Voltage	$V_{IN}$	-0.5 - $V_{CC} + 0.5$	V
DC Output Voltage	$V_{OUT}$	-0.5 - $V_{CC} + 0.5$	V
Input Diode Current	$I_{IK}$	$\pm 20$	mA
Output Diode Current	$I_{OK}$	$\pm 20$	mA
DC Output Current	$I_{OUT}$	$\pm 35$	mA
DC $V_{CC}$ /Ground Current	$I_{CC}$	$\pm 75$	mA
Power Dissipation	$P_D$	500(DIP)*180(MFP)	mW
Storage Temperature	$T_{stg}$	-65 - 150	°C
Lead Temperature 10sec	$T_L$	300	°C

\*500mW in the range of  $T_a = -40^\circ\text{C} - 65^\circ\text{C}$ . From  $T_a = 65^\circ\text{C}$  to  $85^\circ\text{C}$  a derating factor of  $-10\text{mW}/^\circ\text{C}$  shall be applied until 300mW.

## Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	4.5 - 5.5	V
Input Voltage	$V_{IN}$	0 - $V_{CC}$	V
Output Voltage	$V_{OUT}$	0 - $V_{CC}$	V
Operating Temperature	$T_{opr}$	-40 - 85	°C
Input Rise and Fall Time	$t_r, t_f$	0 - 500	ns

## DC Electrical Characteristics

Parameter	Symbol	Test Condition	$T_a = 25^\circ\text{C}$			$T_a = -40 - 85^\circ\text{C}$		Unit		
			$V_{CC}$	Min.	Typ.	Max.	Min.		Max.	
High-Level Input Voltage	$V_{IH}$	-	4.5 f 5.5	2.0	-	-	2.0	-	V	
Low-Level Input Voltage	$V_{IL}$	-	4.5 f 5.5	-	-	0.8	-	0.8	V	
High-Level Output Voltage	$V_{OH}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -20\mu\text{A}$	4.5	4.4	4.5	-	4.4	-	V
			$I_{OH} = -6\text{mA}$	4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	$V_{OL}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 20\mu\text{A}$	4.5	-	0.0	0.1	-	0.1	V
			$I_{OL} = 6\text{mA}$	4.5	-	0.17	0.26	-	0.33	
3-State Output Off-State Current	$I_{OZ}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{OUT} = V_{CC}$ or GND	5.5	-	-	$\pm 0.5$	-	$\pm 0.5$	$\mu\text{A}$	
Input Leakage Current	$I_{IN}$	$V_{IN} = V_{CC}$ or GND	5.5	-	-	$\pm 0.1$	-	$\pm 1.0$	$\mu\text{A}$	
Quiescent Supply Current	$I_{CC}$	$V_{IN} = V_{CC}$ or GND	5.5	-	-	4.0	-	40.0	mA	
	$\Delta I_{CC}$	Per Input: $V_{IN} = 0.5\text{V}$ or $2.4\text{V}$ Other Input: $V_{CC}$ or GND	5.5	-	-	2.0	-	2.9		

Timing Requirements (Input  $t_r = t_f = 6\text{ns}$ )

Parameter	Symbol	Test Condition	Ta = 25°C		Ta = -40 ~ 85°C		Unit
			V <sub>CC</sub>	Typ.	Limit	Limit	
Minimum Pulse Width (CK)	$t_{W(H)}$ $t_{W(L)}$	-	4.5	-	15	19	ns
			5.5	-	14	17	
Minimum Setup Time (Dn)	$t_s$	-	4.5	-	15	19	
			5.5	-	14	17	
Minimum Hold Time (Dn)	$t_h$	-	4.5	-	0	0	
			5.5	-	0	0	
Clock Frequency	f	-	4.5	-	31	25	MHz
			5.5	-	37	30	

AC Electrical Characteristics (C<sub>L</sub> = 50pF, Input  $t_r = t_f = 6\text{ns}$ )

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit	
			CL	V <sub>CC</sub>	Min.	Typ.	Max.		Min.
Output Transition Time	$t_{TLH}$ $t_{THL}$	-	50	4.5	-	7	12	-	15
				5.5	-	6	11	-	14
Propagation Delay Time (CK-Q, $\bar{Q}$ )	$t_{pLH}$ $t_{pHL}$	-	50	4.5	-	20	30	-	38
				5.5	-	17	25	-	31
			150	4.5	-	25	38	-	48
				5.5	-	22	33	-	41
Output Enable time	$t_{pZL}$ $t_{pZH}$	R <sub>L</sub> = 1kΩ	50	4.5	-	17	30	-	38
				5.5	-	14	25	-	31
			150	4.5	-	25	38	-	48
				5.5	-	19	33	-	41
Output Disable time	$t_{pLZ}$ $t_{pHZ}$	R <sub>L</sub> = 1kΩ	50	4.5	-	16	28	-	35
				5.5	-	14	24	-	30
Maximum Clock Frequency	F <sub>MAX</sub>	-	50	4.5	31	50	-	25	-
				5.5	37	59	-	30	-
Input Capacitance	C <sub>IN</sub>	-	-	-	-	5	10	-	10
Output Capacitance	C <sub>OUT</sub>	-	-	-	-	10	-	-	-
Power Dissipation Capacitance	C <sub>PD(1)</sub>	-	-	-	-	48	-	-	-

Note (1) C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:

$$I_{CC(OP1)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/B(\text{per bit})$$

And the total C<sub>PD</sub> when n pcs. of Flip-Flop operate can be gained by the following equation:

$$C_{PD}(\text{total}) = 30 + 18 \cdot n$$